index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
synth
/
synth-vhdl_stmts.adb
Commit message (
Expand
)
Author
Age
Files
Lines
*
synth: improve handling of complex types
Tristan Gingold
2022-09-15
1
-1
/
+1
*
synth: handle vhdl-87 files
Tristan Gingold
2022-09-15
1
-0
/
+6
*
synth-vhdl_stmts: handle attribute names in expressions
Tristan Gingold
2022-09-14
1
-1
/
+3
*
simul: do not consider signal parameters as dynamic values
Tristan Gingold
2022-09-12
1
-1
/
+3
*
synth: improve handling of top-level interfaces subtype
Tristan Gingold
2022-09-11
1
-3
/
+4
*
synth: initialize out parameters of procedures
Tristan Gingold
2022-09-11
1
-2
/
+9
*
synth: fix and add checks for memory management.
Tristan Gingold
2022-09-10
1
-45
/
+136
*
simul: add support for protected objects
Tristan Gingold
2022-09-08
1
-10
/
+75
*
elab-vhdl_values: factorize code
Tristan Gingold
2022-09-07
1
-2
/
+2
*
synth-vhdl_stmts: fix handling of copyback parameters
Tristan Gingold
2022-09-07
1
-6
/
+19
*
simul: add an hook to display report/assert message
Tristan Gingold
2022-09-06
1
-32
/
+68
*
synth: use areapools
Tristan Gingold
2022-09-02
1
-14
/
+70
*
synth: factorize code for tracing statements execution
Tristan Gingold
2022-09-02
1
-13
/
+2
*
synth: factorize code for synth_subtype_conversion
Tristan Gingold
2022-08-21
1
-9
/
+8
*
simul-vhdl_simul: add support for PSL directives
Tristan Gingold
2022-08-20
1
-20
/
+16
*
simul: handle resolved signals (WIP)
Tristan Gingold
2022-08-19
1
-6
/
+30
*
synth: handle assignment to record aggregate
Tristan Gingold
2022-08-14
1
-29
/
+102
*
synth-vhdl_expr: add support for branch quantities
Tristan Gingold
2022-07-28
1
-0
/
+1
*
synth: add hook for dot attribute
Tristan Gingold
2022-07-24
1
-2
/
+5
*
synth-environment: add Loc parameter to Add_Conc_Assign
Tristan Gingold
2022-07-11
1
-1
/
+1
*
synth-vhdl_stmts: fix handling of instantiated subprograms
Tristan Gingold
2022-06-06
1
-1
/
+3
*
synth-vhdl_stmts: handle alias in assignment expression
Tristan Gingold
2022-06-06
1
-2
/
+1
*
synth-vhdl_stmts: do not convert out variable on call
Tristan Gingold
2022-05-31
1
-3
/
+8
*
synth-vhdl_stmts: export Synth_Subprogram_Back_Association
Tristan Gingold
2022-05-31
1
-7
/
+10
*
synth-vhdl_stmts: export two procedures, adjust assertion message
Tristan Gingold
2022-05-29
1
-5
/
+6
*
synth: move procedure call copyback values in context
Tristan Gingold
2022-05-25
1
-69
/
+25
*
vhdl: move Is_Copyback_Parameter to vhdl-utils
Tristan Gingold
2022-05-25
1
-12
/
+2
*
synth: add value_dyn_alias in elab-vhdl_values
Tristan Gingold
2022-05-25
1
-66
/
+125
*
elab-vhdl_objtypes: use value_offsets for record elements offset.
Tristan Gingold
2022-05-24
1
-4
/
+1
*
synth-vhdl_stmts: minor refactoring
Tristan Gingold
2022-05-24
1
-12
/
+23
*
synth-vhdl_stmts: rework synth_subprogram_association
Tristan Gingold
2022-05-23
1
-35
/
+35
*
synth: use same elements for unbounded arrays and vectors
Tristan Gingold
2022-05-22
1
-4
/
+4
*
synth: merge value for type_vector and type_array
Tristan Gingold
2022-05-22
1
-2
/
+2
*
synth: use unidimentional arrays in type_acc. Factorize code.
Tristan Gingold
2022-05-22
1
-2
/
+4
*
synth-vhdl_stmts: write generic procedure Assign_Aggregate.
Tristan Gingold
2022-05-21
1
-14
/
+16
*
synth-vhdl_stmts: avoid a crash after an error. Fix #2063
Tristan Gingold
2022-05-18
1
-1
/
+4
*
synth-vhdl_stmts: add comments about report statements
Tristan Gingold
2022-05-18
1
-5
/
+51
*
synth-vhdl_stmts: add a comment
Tristan Gingold
2022-05-17
1
-0
/
+2
*
fix: avoid "pragma Unreferenced given" warnings with GCC 12
Xiretza
2022-05-14
1
-1
/
+1
*
synth-vhdl_stmts: export synth_target
Tristan Gingold
2022-05-12
1
-35
/
+0
*
synth: add a flag to force creation of variables
Tristan Gingold
2022-05-11
1
-2
/
+1
*
synth: add current_stmt, minor rework
Tristan Gingold
2022-05-09
1
-61
/
+64
*
synth-vhdl_stmts: handle static evaluation for cond variable assignment
Tristan Gingold
2022-04-28
1
-18
/
+53
*
synth-vhdl_stmts: add implicit conversion for cond assignment
Tristan Gingold
2022-04-27
1
-0
/
+5
*
synth-vhdl_stmts: check subtype compatibility for scalar signal assoc.
Tristan Gingold
2022-04-15
1
-1
/
+58
*
synth: do not emit a warning for the gclk attribute. Fix #2035
Tristan Gingold
2022-04-13
1
-1
/
+2
*
synth: handle type declarations in vunit. Fix #2034
Tristan Gingold
2022-04-13
1
-11
/
+15
*
synth: add support for subtype declaration in vunits. Fix #2033
Tristan Gingold
2022-04-13
1
-2
/
+4
*
synth-vhdl_stmts: emit an error message on missing return. Fix #2019
Tristan Gingold
2022-04-06
1
-1
/
+3
*
synth: add debug_bt
Tristan Gingold
2022-03-08
1
-0
/
+1
[next]