aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/synth-stmts.adb
Commit message (Expand)AuthorAgeFilesLines
* synth: merge partial assignments before merging phis.Tristan Gingold2019-11-111-1/+1
* synth: handle record assignment for variables. Fix #1011Tristan Gingold2019-11-061-0/+4
* synth-stmts: rewrite target_info to clarify memoryTristan Gingold2019-11-051-18/+56
* synth: add support for inout variable interfaces.Tristan Gingold2019-11-011-3/+3
* synth: handle nested if generate statements.Tristan Gingold2019-11-011-21/+27
* synth: handle attributes in vunit.Tristan Gingold2019-10-301-1/+86
* netlists: change Loc parameter of synth_case.Tristan Gingold2019-10-271-2/+4
* netlists-butils: extract synth_case from synth.stmts.Tristan Gingold2019-10-261-149/+9
* synth: handle concurrent signal assignment in vunits.Tristan Gingold2019-10-251-83/+89
* synth: add support for declarations in vunits.Tristan Gingold2019-10-231-4/+24
* synth: generate cover for assertion precedent.Tristan Gingold2019-10-211-67/+66
* synth-stmts: set location of muxes on case statements.Tristan Gingold2019-10-211-6/+13
* synth: add value_const.Tristan Gingold2019-10-201-5/+9
* synth-stmts: ignore EOS in PSL expressions.Tristan Gingold2019-10-181-1/+8
* synth: fix psl cover - test when the final state is reached.Tristan Gingold2019-10-151-3/+14
* vhdl: handle cover and restrict within vunit.Tristan Gingold2019-10-151-0/+2
* synth: handle constants for condition operator.Tristan Gingold2019-10-131-0/+1
* synth-stmts: fix thinko (need to adjust type for indexed a 1-bit array).Tristan Gingold2019-10-131-2/+5
* synth-stmts: handle const indexed array.Tristan Gingold2019-10-131-0/+5
* synth-stmts: improve support for associations in function calls.Tristan Gingold2019-10-131-19/+92
* Show error on wait without condition (#976)Pepijn de Vos2019-10-131-0/+4
* synth: set name on generate statements.Tristan Gingold2019-10-091-5/+14
* synth: use synth.source for setting location.Tristan Gingold2019-10-091-0/+3
* synth: improve support of procedure calls.Tristan Gingold2019-10-081-20/+25
* synth: handle case statement on bit vectors.Tristan Gingold2019-10-071-0/+23
* synth: handle package bodies.Tristan Gingold2019-10-071-0/+1
* synth: add support for concurrent procedure calls. Fix #969Tristan Gingold2019-10-071-3/+7
* synth: propagate assignments out of subprograms. Fix #960Tristan Gingold2019-10-061-2/+9
* synth: revert patch on synth_subprogram_association.Tristan Gingold2019-10-061-5/+3
* synth: handle subtypes in components. Fix #970Tristan Gingold2019-10-061-4/+6
* netlists: remove renaming of Get_Parent for Net.Tristan Gingold2019-10-061-4/+4
* synth: fix selected signal assignment (use basetype).Tristan Gingold2019-10-051-1/+1
* synth: support block declarations.Tristan Gingold2019-10-051-2/+16
* synth: minimal support for blocks. Fix #965Tristan Gingold2019-10-051-0/+17
* synth: preliminary work to support procedure calls.Tristan Gingold2019-10-041-118/+200
* synth: factorize code to read memories.Tristan Gingold2019-10-041-4/+26
* synth: factorize code for synth_target.Tristan Gingold2019-10-031-86/+24
* synth: replace memidx2 by addidx; handle some 2d arrays.Tristan Gingold2019-10-031-22/+52
* synth: rework synth_target.Tristan Gingold2019-10-021-26/+19
* synth: simplify dyn_insert.Tristan Gingold2019-10-021-3/+2
* synth: refactoring for memidx1.Tristan Gingold2019-10-021-8/+15
* synth: introduce memidx1Tristan Gingold2019-10-021-8/+3
* synth: fix in extract_merge_partial_assigns.Tristan Gingold2019-10-011-3/+5
* synth: improve support of arrays or arrays. Fix #955Tristan Gingold2019-10-011-6/+5
* synth: handle while-loop statement.Tristan Gingold2019-09-301-0/+39
* synth: special handling of 'const' functions.Tristan Gingold2019-09-301-2/+32
* synth: slice: avoid crash in case of incorrect slice.Tristan Gingold2019-09-301-4/+4
* synth: refactoring of alias (allow alias of anything).Tristan Gingold2019-09-301-22/+23
* synth: add support of alias of alias. Fix #945Tristan Gingold2019-09-281-0/+8
* synth-stmts: simple optimization for loop control logic.Tristan Gingold2019-09-281-10/+19