aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/synth-insts.adb
Commit message (Expand)AuthorAgeFilesLines
* synth: handle nested if generate statements.Tristan Gingold2019-11-011-0/+2
* netlists: add code to expand dyn_extract gates (WIP).Tristan Gingold2019-10-271-0/+5
* synth: add more locations.Tristan Gingold2019-10-201-0/+1
* synth: add netlists-memories to extract memories. Still WIP.Tristan Gingold2019-10-171-0/+5
* synth-insts: accept architecture instantiation in synth_dependencies.Tristan Gingold2019-10-151-2/+3
* synth-inst: minor refactoring.Tristan Gingold2019-10-131-3/+2
* synth: rewrite cleanup pass.Tristan Gingold2019-10-101-2/+2
* synth: set name on generate statements.Tristan Gingold2019-10-091-1/+2
* synth: set location on instances.Tristan Gingold2019-10-091-0/+1
* synth: use synth.source for setting location.Tristan Gingold2019-10-091-0/+1
* synth: handle package bodies.Tristan Gingold2019-10-071-1/+21
* synth: preliminary support for user packages.Tristan Gingold2019-10-071-0/+44
* synth: allow unconnected port.Tristan Gingold2019-10-071-5/+7
* synth: handle subtypes in components. Fix #970Tristan Gingold2019-10-061-15/+52
* synth: fix crash for port subtype in component.Tristan Gingold2019-10-061-1/+1
* synth: minimal support for blocks. Fix #965Tristan Gingold2019-10-051-0/+2
* synth: handle string subtype defined by a port. Fix #958Tristan Gingold2019-10-011-4/+5
* synth-insts: refactoring.Tristan Gingold2019-09-301-40/+32
* synth-insts: create net object for input port. FixTristan Gingold2019-09-301-3/+14
* synth: renaming and minor refactoring.Tristan Gingold2019-09-301-10/+12
* synth: minor refactoring.Tristan Gingold2019-09-301-4/+4
* synth: fixes after previous patch.Tristan Gingold2019-09-251-0/+7
* synth: rework type for expression.Tristan Gingold2019-09-251-5/+9
* synth-insts: refactoringTristan Gingold2019-09-211-27/+12
* synth-insts: remove useless function.Tristan Gingold2019-09-211-15/+2
* synth: do not create self-instance on black-boxed modules.Tristan Gingold2019-09-211-5/+4
* synth: add bit0/bit1 in instance.Tristan Gingold2019-09-211-8/+11
* synth: add Get_Build (WIP).Tristan Gingold2019-09-201-4/+5
* synth: add base_instance.Tristan Gingold2019-09-201-5/+6
* synth: rename get/set_module for instances.Tristan Gingold2019-09-201-15/+15
* synth-context: get rid off Set_Block_Scope.Tristan Gingold2019-09-201-10/+5
* synth: refactoring to reduce global variables.Tristan Gingold2019-09-191-4/+11
* synth: make synth_instance_type private.Tristan Gingold2019-09-191-23/+27
* synth: handle unconnected out ports.Tristan Gingold2019-09-191-5/+8
* synth: add debug flag -dc to not clean.Tristan Gingold2019-09-171-1/+4
* synth-disp_vhdl: handle record for input ports.Tristan Gingold2019-09-031-2/+3
* synth: handle verification units.Tristan Gingold2019-08-201-0/+15
* synth: fix tgingold/ghdlsynth#34 (association).Tristan Gingold2019-08-171-2/+1
* synth: handle array attributes; handle integer subtypes in generics.Tristan Gingold2019-08-161-1/+2
* synth: handle subtype conversions.Tristan Gingold2019-08-051-3/+4
* synth: fix a crash in instantiation.Tristan Gingold2019-07-311-7/+8
* synth: preliminary support of dynamic indexing.Tristan Gingold2019-07-281-10/+4
* synth: preliminary support of integer subtypes.Tristan Gingold2019-07-261-7/+3
* synth: handle bit.Tristan Gingold2019-07-251-3/+9
* synth: save and display locations for instances.Tristan Gingold2019-07-251-0/+1
* synth: remove bounds (unused) for ports.Tristan Gingold2019-07-221-2/+1
* synth: rework names.Tristan Gingold2019-07-221-1/+1
* synth: finalize concurrent assignments (WIP).Tristan Gingold2019-07-191-2/+3
* synth: make type Wire_Id_Record private.Tristan Gingold2019-07-171-3/+3
* synth: remove extra elaboration of port types.Tristan Gingold2019-07-151-18/+2
generated by cgit v1.2.3 (git 2.25.1) at 2025-01-28 11:15:42 +0000