aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/netlists-memories.adb
Commit message (Expand)AuthorAgeFilesLines
* netlists-memories: allow X in memories. Fix #2146Tristan Gingold2022-07-291-2/+4
* synth: rework #2109 - remove null wiresTristan Gingold2022-06-271-0/+5
* netlists-memories: handle negation for In_Conjunction. Fix #2086Tristan Gingold2022-06-111-8/+3
* netlists-memories: detect simple loop. Fix #2043Tristan Gingold2022-04-281-3/+10
* synth memories: also accept constant signal as memory initial valueTristan Gingold2021-11-281-1/+1
* synth: renaming to instance_attributes.Tristan Gingold2021-11-171-1/+1
* synth: reuse signal name while creating memories. Fix #1838Tristan Gingold2021-08-251-3/+14
* synth: minor renaming in netlists-memoriesTristan Gingold2021-06-301-2/+2
* synth-environment: early transformation of dyn_insert to dyn_insert_enTristan Gingold2021-06-211-25/+2
* synth: add a gate on an optimization to simplify memory handling.Tristan Gingold2021-06-171-61/+26
* netlists-memories: strengthen dyn_extract mux reduction. Fix #1781Tristan Gingold2021-06-161-1/+51
* synth: minor fixesTristan Gingold2021-06-151-8/+7
* netlists-memories: avoid a crash on uninitialized ROM.Tristan Gingold2021-05-241-1/+9
* update license headersumarcor2021-02-051-5/+3
* synth: fix handling of multi-dim ROM. Fix #1390Tristan Gingold2020-07-241-16/+13
* netlists-memories: minor style fix.Tristan Gingold2020-07-221-2/+2
* netlists-memories: simplify addresses when using a 'to' range. Fix #1348Tristan Gingold2020-06-021-0/+264
* netlists-memories: clean up: remove handling of dff/idff in chains.Tristan Gingold2020-06-021-57/+28
* netlists-memories: handle another merge of dff in read ports. For #1348Tristan Gingold2020-06-021-3/+154
* synth: improve support of true dual port rams. For #1069Tristan Gingold2020-05-311-4/+5
* netlists-memories: cleanup.Tristan Gingold2020-05-291-41/+4
* netlists: rework clock handling in memories.Tristan Gingold2020-05-291-65/+82
* netlists: handle UL32 in memory initial value.Tristan Gingold2020-05-291-3/+16
* netlists: complete support of attributes. For #1318Tristan Gingold2020-05-231-0/+1
* netlists-memories: set location on utrunc. Fix #1332Tristan Gingold2020-05-211-1/+1
* synth: improve handling of synchronous memory read.Tristan Gingold2020-04-281-6/+92
* synth: add many calls to set_locationTristan Gingold2020-04-261-0/+5
* netlists-memories: Handle gated dyn_extract.Tristan Gingold2020-04-261-25/+236
* netlists-memories: improve support of memoriesTristan Gingold2020-04-221-46/+50
* synth: handle multi-dim ROMS. Fix #1220Tristan Gingold2020-04-131-14/+33
* netlists-memories: handle (some) slices of ROM outputs. Fix #1219Tristan Gingold2020-04-131-18/+48
* synth: improve output of memory initial value.Tristan Gingold2020-03-291-3/+8
* netlists-memories: add flag_memory_verboseTristan Gingold2020-03-281-2/+7
* synth: remove useless note message.Tristan Gingold2020-03-281-2/+5
* synth: preliminary support of multiport rams (using shared variable).Tristan Gingold2020-03-281-321/+542
* netlists: rework memories to fix port orders, add a loop.Tristan Gingold2020-02-231-19/+45
* netlists-memories: also reduce muxes for extract.Tristan Gingold2020-02-211-7/+35
* netlists-memories: factorize code.Tristan Gingold2020-02-201-235/+191
* synthesis: rework memory inference.Tristan Gingold2020-02-161-22/+90
* netlists-memories: handle split memories. Fix #1127Tristan Gingold2020-02-111-8/+18
* netlists-memories: cleanup.Tristan Gingold2020-02-101-319/+1
* synth: rework (again) memory inference.Tristan Gingold2020-02-101-38/+237
* synth: fix a typo in a comment.Tristan Gingold2020-01-181-1/+1
* netlists-memories: fix split of memory content. FixTristan Gingold2020-01-161-4/+131
* netlists-memories: allow initialized rams. For #1090Tristan Gingold2020-01-131-1/+2
* netlists-memories: allow intermediate signals to detect sync read.Tristan Gingold2020-01-121-2/+2
* netlists-disp_vhdl: handle conversion from std_logic to signed/unsigned.Tristan Gingold2019-12-241-6/+8
* netlists-memories: add convert_to_memory.Tristan Gingold2019-12-241-298/+504
* synth: add Get_Input_Instance.Tristan Gingold2019-12-141-10/+8
* netlists-memories: add comments.Tristan Gingold2019-12-141-2/+44
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 06:34:32 +0000