Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | elab-vhdl_stmts: fix a TODO | Tristan Gingold | 2022-09-07 | 1 | -1/+3 |
* | synth: handle generics in blocks | Tristan Gingold | 2022-09-06 | 1 | -7/+22 |
* | synth: use areapools | Tristan Gingold | 2022-09-02 | 1 | -12/+28 |
* | synth: handle indexes/ranges in configurations for generate blocks | Tristan Gingold | 2022-08-25 | 1 | -4/+28 |
* | elab-vhdl_expr: factorize code | Tristan Gingold | 2022-08-19 | 1 | -2/+3 |
* | vhdl: preliminary work to elaborat quantities | Tristan Gingold | 2022-07-16 | 1 | -0/+2 |
* | elab-vhdl_stmts: change parent of generate_body for for-generate | Tristan Gingold | 2022-05-14 | 1 | -1/+1 |
* | synth: do full elaboration before synthesis | Tristan Gingold | 2021-11-01 | 1 | -0/+231 |