aboutsummaryrefslogtreecommitdiffstats
path: root/src/synth/elab-vhdl_insts.adb
Commit message (Expand)AuthorAgeFilesLines
* synth: avoid a crash on instantiationTristan Gingold2023-01-151-4/+19
* synth: avoid a crash on use before elaborationTristan Gingold2023-01-151-8/+16
* synth: more refactoringTristan Gingold2023-01-141-1/+1
* synth: handle generic mapped interface packageTristan Gingold2023-01-121-5/+17
* synth: improve support of PSL endpointsTristan Gingold2023-01-111-1/+2
* synth: avoid a crash after error on signal associationTristan Gingold2023-01-111-2/+6
* synth: also elaborate dependencies of configurationsTristan Gingold2023-01-111-0/+4
* synth: handle generic mapped packagesTristan Gingold2023-01-051-1/+8
* synth: add support of interface subprogramTristan Gingold2023-01-031-22/+19
* synth: elaborate case generate statementsTristan Gingold2023-01-011-1/+2
* synth: add statement in context, adjust path/instance name attributesTristan Gingold2022-12-311-6/+7
* simul: allow unassigned top genericsTristan Gingold2022-12-261-2/+8
* synth: factorize code (Exec_Name_Subtype). Fix #2273Tristan Gingold2022-12-181-2/+2
* synth: improve handling of individual generic associationsTristan Gingold2022-10-011-17/+22
* synth: handle attributes in configurationsTristan Gingold2022-09-261-1/+11
* synth: simplify elab-vhdl_annotationsTristan Gingold2022-09-191-1/+0
* synth: rename vhdl.annotations to elab.vhdl_annotationsTristan Gingold2022-09-191-5/+5
* synth: handle individual generic associationsTristan Gingold2022-09-171-5/+35
* synth: improve handling of top-level interfaces subtypeTristan Gingold2022-09-111-1/+6
* synth: fix and add checks for memory management.Tristan Gingold2022-09-101-4/+4
* synth: handle open entity aspectTristan Gingold2022-09-071-4/+4
* synth: use areapoolsTristan Gingold2022-09-021-11/+80
* synth: handle component aspect configurationTristan Gingold2022-08-251-1/+5
* synth: handle unbounded top-level portsTristan Gingold2022-08-251-9/+18
* elab: add default value to portsTristan Gingold2022-08-231-3/+3
* elab-vhdl_expr: factorize codeTristan Gingold2022-08-191-4/+6
* vhdl: preliminary work to elaborat quantitiesTristan Gingold2022-07-161-0/+2
* elab-vhdl_insts: eval inertial expressions to get the type. Fix #2089Tristan Gingold2022-06-121-6/+17
* elab-vhdl_types(Elab_Declaration_Type): rework to handle 'subtypeTristan Gingold2022-06-091-8/+4
* synth: add a flag to force creation of variablesTristan Gingold2022-05-111-1/+1
* elab-vhdl_insts: use block configuration from configurationTristan Gingold2022-04-291-3/+6
* elab-vhdl_insts: handle open unconstrained port associationTristan Gingold2022-04-291-0/+3
* synth: handle type declarations in vunit. Fix #2034Tristan Gingold2022-04-131-1/+3
* synth: add support for subtype declaration in vunits. Fix #2033Tristan Gingold2022-04-131-1/+4
* elab-vhdl_insts: also recurse for instantiations in vunits.Tristan Gingold2022-04-081-74/+93
* synth: handle individual assoc of unbounded interface. Fix #2023Tristan Gingold2022-04-041-0/+3
* synth: do not annotate generic types in package. Fix #1949Tristan Gingold2022-01-151-11/+19
* synth: handle macro-expanded package body. Fix #1948Tristan Gingold2022-01-141-1/+2
* synth: refine handling of interface type. Fix #1944Tristan Gingold2022-01-101-2/+6
* ghdldrv: fix crash due to double initializationTristan Gingold2021-12-191-2/+0
* synth: handle interface type in generics. For #412Tristan Gingold2021-12-151-2/+10
* Fix opening files relative to the current vhdlMatt Johnston2021-12-071-0/+2
* elab-vhdl_insts.adb: do not try to elaborate foreign instances twiceTristan Gingold2021-11-281-1/+6
* synth: add hooks to support elaboration of foreign instancesTristan Gingold2021-11-281-2/+5
* synth: defer instantations elaboration to handle recursion. Fix #1912Tristan Gingold2021-11-161-14/+109
* vhdl: Iir_Kind_Foreign_Module is now a library unitTristan Gingold2021-11-091-0/+2
* vhdl/psl: handle PSL inherit spec. For #1899Tristan Gingold2021-11-051-10/+11
* synth: Support alias declarations in vunittmeissner2021-11-021-2/+4
* synth: do full elaboration before synthesisTristan Gingold2021-11-011-0/+673
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-17 21:06:11 +0000