| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | std_names: add more AMS names | Tristan Gingold | 2023-01-18 | 1 | -1/+21 |
| | | |||||
| * | vhdl: recognize log10 and sqrt from math_real. Fix #2176 | Tristan Gingold | 2022-08-14 | 1 | -10/+12 |
| | | |||||
| * | vhdl: recognize ieee.math_real.sign, fix is_x recogn. | Tristan Gingold | 2022-06-11 | 1 | -6/+7 |
| | | |||||
| * | vhdl-sem: adjust condition to set suspend_state on procedures | Tristan Gingold | 2022-06-07 | 1 | -9/+10 |
| | | |||||
| * | std_names: add names from std.env | Tristan Gingold | 2022-05-29 | 1 | -3/+8 |
| | | |||||
| * | std_names: add syn_black_box | Tristan Gingold | 2021-11-12 | 1 | -1/+2 |
| | | |||||
| * | vhdl: add tok_inherit. Preliminary work for #1899 | Tristan Gingold | 2021-11-03 | 1 | -20/+21 |
| | | |||||
| * | std_names: add name keep. | Tristan Gingold | 2021-08-27 | 1 | -1/+2 |
| | | |||||
| * | std_names: add full and parallel case. | Tristan Gingold | 2021-05-07 | 1 | -2/+4 |
| | | |||||
| * | std_names: add Name_Loc | Tristan Gingold | 2021-03-17 | 1 | -1/+2 |
| | | |||||
| * | synth: handle pow and arctan from ieee.math_real. Fix #1665 | Tristan Gingold | 2021-02-27 | 1 | -6/+7 |
| | | |||||
| * | std_names: add async_abort and sync_abort. For #1654 | Tristan Gingold | 2021-02-21 | 1 | -29/+31 |
| | | |||||
| * | Add support for PSL onehot/onehot0 functions (#1633) | T. Meissner | 2021-02-09 | 1 | -7/+9 |
| | | | | | | | | | | | | | | | | * vhdl: parse PSL onehot/onehot0 builtin calls. For #662 * update pyGHDL bindings * Synthesis of PSL built-in onehot/onehot0 function. * testsuite/synth: add tests of PSL built-in functions onehot()/onehot0() for #662 * doc: add info about PSL built-in functions onehot()/onehot0() for #662 * synth: refactor synthesis of onehot/onehot0 functions Co-authored-by: eine <eine@users.noreply.github.com> | ||||
| * | std_names: add gclk. For #1610 | Tristan Gingold | 2021-01-25 | 1 | -1/+2 |
| | | | | | Regenerate python files. | ||||
| * | update license headers | umarcor | 2021-01-14 | 1 | -11/+9 |
| | | |||||
| * | vhdl: recognize ieee.numeric_std_unsigned. For #1572 | Tristan Gingold | 2021-01-01 | 1 | -13/+14 |
| | | |||||
| * | vhdl: recognize find_leftmost/find_rightmost. For #1460 | Tristan Gingold | 2020-09-16 | 1 | -1/+3 |
| | | |||||
| * | vhdl: recognize more std_logic_arith operators. | Tristan Gingold | 2020-08-07 | 1 | -2/+4 |
| | | |||||
| * | vhdl: add force and release tokens. For #1416 | Tristan Gingold | 2020-08-01 | 1 | -68/+68 |
| | | |||||
| * | vhdl: decode to_x01 (from ieee.std_logic_1164) | Tristan Gingold | 2020-06-19 | 1 | -18/+21 |
| | | |||||
| * | vhdl: recognize math_real.floor. For #1210 | Tristan Gingold | 2020-04-11 | 1 | -6/+7 |
| | | |||||
| * | vhdl: handle pragma synthesis_on/synthesis_off. | Tristan Gingold | 2020-04-11 | 1 | -1/+3 |
| | | |||||
| * | vhdl: recognize ext/sxt from std_logic_arith. | Tristan Gingold | 2020-04-11 | 1 | -1/+3 |
| | | |||||
| * | synth: handle ieee.numeric_std.to_01 | Tristan Gingold | 2020-03-22 | 1 | -16/+19 |
| | | |||||
| * | std_names: add *_reduce names. | Tristan Gingold | 2020-03-13 | 1 | -5/+11 |
| | | |||||
| * | vhdl-ieee-std_logic_arith: recognize more conversions. | Tristan Gingold | 2020-03-11 | 1 | -5/+6 |
| | | |||||
| * | [PATCH] Add names for synopsys packages. | Tristan Gingold | 2020-03-03 | 1 | -47/+51 |
| | | |||||
| * | vhdl: recognize conversion functions from std_logic_1164 | Tristan Gingold | 2020-02-18 | 1 | -11/+15 |
| | | |||||
| * | synth: handle ieee.math_real.round Fix #1075 | Tristan Gingold | 2020-01-10 | 1 | -3/+4 |
| | | |||||
| * | ams-vhdl: handle zoh, ltf and ztf attributes. | Tristan Gingold | 2019-12-31 | 1 | -3/+3 |
| | | |||||
| * | vhdl: recognize ieee.std_logic_1164.is_x. | Tristan Gingold | 2019-12-24 | 1 | -8/+9 |
| | | |||||
| * | vhdl: recognize sin and cos from math_real. | Tristan Gingold | 2019-11-26 | 1 | -1/+3 |
| | | |||||
| * | vhdl-scanner: handle 'synopsys' pragma. | Tristan Gingold | 2019-11-04 | 1 | -10/+11 |
| | | |||||
| * | Add names for formal input gates/attributes. | Tristan Gingold | 2019-10-30 | 1 | -1/+8 |
| | | |||||
| * | vhdl: recognize conv_integer functions from std_logic_arith. | Tristan Gingold | 2019-10-11 | 1 | -4/+6 |
| | | |||||
| * | vhdl: recognize std_logic_signed package (from synopsys). | Tristan Gingold | 2019-10-11 | 1 | -2/+2 |
| | | |||||
| * | vhdl: recognize conv_unsigned from ieee.std_logic_arith. | Tristan Gingold | 2019-10-10 | 1 | -3/+4 |
| | | |||||
| * | vhdl: recognize to_bitvector. | Tristan Gingold | 2019-10-07 | 1 | -3/+4 |
| | | |||||
| * | vhdl: recognize rotate functions. | Tristan Gingold | 2019-09-22 | 1 | -3/+5 |
| | | |||||
| * | vhdl: recognize numeric_std shift_left. | Tristan Gingold | 2019-09-11 | 1 | -3/+5 |
| | | |||||
| * | std_names: add std_match | Tristan Gingold | 2019-08-30 | 1 | -3/+4 |
| | | |||||
| * | vhdl: recognize PSL units reserved words. | Tristan Gingold | 2019-08-16 | 1 | -10/+10 |
| | | |||||
| * | vhdl: add PSL keywords to vhdl08 reserved words. | Tristan Gingold | 2019-08-14 | 1 | -133/+135 |
| | | |||||
| * | vhdl: handle (discard) more pragmas. | Tristan Gingold | 2019-07-25 | 1 | -1/+6 |
| | | |||||
| * | vhdl scanner: handle pragma translate_on/translate_off. | Tristan Gingold | 2019-07-24 | 1 | -1/+4 |
| | | |||||
| * | vhdl: recognize resize function. | Tristan Gingold | 2019-07-24 | 1 | -3/+4 |
| | | |||||
| * | std_names: add names for math_real. | Tristan Gingold | 2019-06-28 | 1 | -1/+4 |
| | | |||||
| * | vhdl: recognize to_integer/to_signed/to_unsigned. | Tristan Gingold | 2019-06-20 | 1 | -1/+4 |
| | | |||||
| * | names: add more sv names. | Tristan Gingold | 2019-05-11 | 1 | -39/+60 |
| | | |||||
| * | std_names: add new names. | Tristan Gingold | 2018-12-07 | 1 | -5/+16 |
| | | |||||
 |
index : iCE40/ghdl | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |