| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | simul: add extra drivers for ports without sources | Tristan Gingold | 2022-08-23 | 1 | -0/+11 |
| * | simul: handle resolved signals (WIP) | Tristan Gingold | 2022-08-19 | 1 | -1/+2 |
| * | simul: add create_connects | Tristan Gingold | 2022-08-17 | 1 | -6/+12 |
| * | simul: create terminals (WIP) | Tristan Gingold | 2022-08-17 | 1 | -0/+10 |
| * | simul: gather terminals | Tristan Gingold | 2022-07-25 | 1 | -0/+14 |
| * | src/simul: rewrite of ghdl/simul based on synth | Tristan Gingold | 2022-07-24 | 1 | -0/+200 |
 |
index : iCE40/ghdl | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |