index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
vhdl: improve error message.
Tristan Gingold
2019-07-01
1
-2
/
+1
*
synth: handle for-loop statements.
Tristan Gingold
2019-07-01
2
-1
/
+40
*
netlists disp_vhdl: rewrite uextend.
Tristan Gingold
2019-07-01
1
-5
/
+7
*
synth: handle more concat.
Tristan Gingold
2019-06-30
1
-0
/
+19
*
testsuite/synth: add simple01
Tristan Gingold
2019-06-30
3
-0
/
+64
*
testsuite/synth: add testsuite.sh
Tristan Gingold
2019-06-30
1
-0
/
+53
*
ghdlsimul: fix warning.
Tristan Gingold
2019-06-30
1
-1
/
+1
*
synth: add ule, fix gate number.
Tristan Gingold
2019-06-30
3
-30
/
+41
*
synth: handle more comparisons.
Tristan Gingold
2019-06-30
1
-11
/
+29
*
vhdl: recognize more predefined std_logic_unsigned functions.
Tristan Gingold
2019-06-30
2
-0
/
+24
*
testsuite/synth: add tests for previous commit.
Tristan Gingold
2019-06-30
9
-1
/
+381
*
synth: handle various enum ranges for case stmts.
Tristan Gingold
2019-06-30
1
-4
/
+24
*
testsuite/synth: add a test for previous commit.
Tristan Gingold
2019-06-30
3
-1
/
+83
*
synth: handle 2 states fsms.
Tristan Gingold
2019-06-30
1
-1
/
+5
*
netlists: add a comment.
Tristan Gingold
2019-06-30
1
-0
/
+11
*
synth: add a test for wait statement.
Tristan Gingold
2019-06-30
3
-1
/
+58
*
synth: handle process statement.
Tristan Gingold
2019-06-30
1
-6
/
+43
*
synth: handle std_logic_unsigned."+"
Tristan Gingold
2019-06-30
3
-1
/
+17
*
synth: handle "=" from std_logic_unsigned.
Tristan Gingold
2019-06-29
1
-1
/
+2
*
vhdl: recognize std_logic_unsigned
Tristan Gingold
2019-06-29
4
-1
/
+155
*
testsuite: add synth/fsm01
Tristan Gingold
2019-06-29
3
-0
/
+106
*
ghdlcomp: fix warnings.
Tristan Gingold
2019-06-29
1
-4
/
+1
*
testsuite/synth/dff01: add testbenches.
Tristan Gingold
2019-06-29
15
-15
/
+454
*
ghdl_jit: almost add ghdlsynth
Tristan Gingold
2019-06-29
4
-1
/
+3
*
vhdl: move annotations from simul to vhdl.
Tristan Gingold
2019-06-29
16
-23
/
+23
*
ghdldrv: refactoring - share more code, isolate ghdlsynth from ghdlsimul.
Tristan Gingold
2019-06-29
6
-123
/
+111
*
synth: disp_vhdl: merge literals.
Tristan Gingold
2019-06-28
4
-88
/
+154
*
synth: Move get_input_net to netlists.utils.
Tristan Gingold
2019-06-28
6
-8
/
+9
*
synth: fix disp_vhdl. Can now be analyzed.
Tristan Gingold
2019-06-28
1
-68
/
+159
*
synth: handle some functions from math_real.
Tristan Gingold
2019-06-28
1
-1
/
+43
*
vhdl: recognize some functions of math_real.
Tristan Gingold
2019-06-28
5
-3
/
+91
*
std_names: add names for math_real.
Tristan Gingold
2019-06-28
2
-1
/
+7
*
synth: disp_vhdl: handle mux2
Tristan Gingold
2019-06-28
2
-3
/
+32
*
synth: add get_input_net helper.
Tristan Gingold
2019-06-28
7
-19
/
+32
*
synth: disp_vhdl: add disp_template.
Tristan Gingold
2019-06-28
1
-23
/
+46
*
synth: improve disp_vhdl.
Tristan Gingold
2019-06-28
1
-80
/
+232
*
synth: add syn_extract for dynamic slices.
Tristan Gingold
2019-06-28
6
-63
/
+273
*
python: refine the result of set_option.
Tristan Gingold
2019-06-26
1
-1
/
+2
*
synth: handle slice assignment.
Tristan Gingold
2019-06-25
5
-31
/
+71
*
Error_Msg_Option: do not raise exception.
Tristan Gingold
2019-06-25
18
-157
/
+177
*
python: add __init__.py files.
Tristan Gingold
2019-06-25
2
-0
/
+0
*
fix(makefile): conf.py does not exist anymore (#856)
1138-4EB
2019-06-25
1
-1
/
+0
*
Fix some issues with the docs (#857)
1138-4EB
2019-06-25
4
-18
/
+10
*
libghdl: fix support for non-posix OS.
Tristan Gingold
2019-06-24
1
-1
/
+2
*
python: add version.py, check it in configure.
Tristan Gingold
2019-06-24
4
-27
/
+16
*
libraries.py: add more bindings.
Tristan Gingold
2019-06-24
1
-0
/
+4
*
libraries: add Get_Library_No_Create.
Tristan Gingold
2019-06-24
2
-10
/
+18
*
fix(dist/travis/build.sh): apply #837 again (#854)
1138-4EB
2019-06-24
1
-3
/
+3
*
Fix typo in build.sh patch.
Tristan Gingold
2019-06-24
1
-1
/
+1
*
synth: add insert gate.
Tristan Gingold
2019-06-24
6
-16
/
+110
[prev]
[next]