index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
testsuite/synth: add testcase for psl.
Tristan Gingold
2019-10-31
7
-0
/
+79
*
psl-nfa-utils: move active state in merge_state.
Tristan Gingold
2019-10-31
1
-0
/
+5
*
vhdl-prints: handle more constructs in psl vunit.
Tristan Gingold
2019-10-31
1
-0
/
+5
*
ghdlsynth_gates.h: regenerate.
Tristan Gingold
2019-10-31
1
-0
/
+4
*
synth: handle attributes in vunit.
Tristan Gingold
2019-10-30
1
-1
/
+86
*
netlists: add formal input gates.
Tristan Gingold
2019-10-30
3
-0
/
+44
*
vhdl: allow attributes in vunit declarations.
Tristan Gingold
2019-10-30
6
-200
/
+216
*
Add names for formal input gates/attributes.
Tristan Gingold
2019-10-30
3
-168
/
+186
*
netlists-expands: handle 2d arrays.
Tristan Gingold
2019-10-28
1
-83
/
+72
*
synth: adjust computation of max for dyn_extract.
Tristan Gingold
2019-10-28
3
-8
/
+10
*
netlists-disp_vhdl: prefix of strunc/utrunc cannot be a constant.
Tristan Gingold
2019-10-28
1
-1
/
+3
*
testsuite/synth: add tests for dyn_extract expand.
Tristan Gingold
2019-10-28
6
-0
/
+245
*
synth-expr (synth_slice_suffix): compute max value for slices.
Tristan Gingold
2019-10-27
1
-1
/
+4
*
netlists-expand: truncate address if needed.
Tristan Gingold
2019-10-27
1
-0
/
+10
*
ghdlsynth: add -de option.
Tristan Gingold
2019-10-27
1
-0
/
+3
*
netlists: add code to expand dyn_extract gates (WIP).
Tristan Gingold
2019-10-27
5
-1
/
+259
*
netlists: change Loc parameter of synth_case.
Tristan Gingold
2019-10-27
5
-6
/
+21
*
synth: create build2_concat from netlists-concat.
Tristan Gingold
2019-10-27
7
-38
/
+48
*
netlists-butils: extract synth_case from synth.stmts.
Tristan Gingold
2019-10-26
3
-149
/
+206
*
testsuite/synth/psl02: renaming.
Tristan Gingold
2019-10-26
1
-1
/
+1
*
synth: handle concurrent signal assignment in vunits.
Tristan Gingold
2019-10-25
2
-83
/
+91
*
vhdl-canon: handle simple signal assignment in vunits.
Tristan Gingold
2019-10-25
1
-273
/
+272
*
vhdl-canon: extract canon_concurrent_label.
Tristan Gingold
2019-10-25
1
-20
/
+25
*
vhdl-annotations: extract annotate_concurrent_statement.
Tristan Gingold
2019-10-25
1
-47
/
+53
*
vhdl-annotations: minor renaming.
Tristan Gingold
2019-10-25
1
-8
/
+8
*
vhdl: extract sem_concurrent_statement, to handle hdl stmt in vunits.
Tristan Gingold
2019-10-25
4
-119
/
+122
*
vhdl-parse_psl: add comments.
Tristan Gingold
2019-10-25
1
-8
/
+71
*
Add testcase for previous commit.
Tristan Gingold
2019-10-24
2
-0
/
+15
*
vhdl-parse: do not scan PSL keywords in vunit declarations.
Tristan Gingold
2019-10-24
1
-0
/
+4
*
configure: fails if 'make' failed.
Tristan Gingold
2019-10-24
1
-1
/
+4
*
Add testcase for #984
Tristan Gingold
2019-10-24
6
-0
/
+62
*
vhdl/translate: elaborate dependencies of configurations. Fix #984
Tristan Gingold
2019-10-24
1
-0
/
+4
*
configure: fix typo (#994)
1138-4EB
2019-10-23
1
-1
/
+1
*
synth: add support for declarations in vunits.
Tristan Gingold
2019-10-23
2
-4
/
+27
*
vhdl-prints: do not crash on vunit declarations.
Tristan Gingold
2019-10-23
1
-0
/
+4
*
vhdl-annotations: handle some declarations in vunits.
Tristan Gingold
2019-10-23
1
-0
/
+6
*
vhdl-canon: handle some declarations in vunits.
Tristan Gingold
2019-10-23
1
-2
/
+18
*
vhdl-sem_psl: analyze some declarations.
Tristan Gingold
2019-10-23
1
-0
/
+18
*
vhdl-sem_decls: make sem_declaration public.
Tristan Gingold
2019-10-23
5
-14
/
+31
*
vhdl-sem_decls: extract sem_declaration.
Tristan Gingold
2019-10-23
1
-121
/
+118
*
netlists-dump: dump input net width.
Tristan Gingold
2019-10-23
1
-0
/
+2
*
change file permissions from read write to executable (#993)
Arcturus
2019-10-23
4
-0
/
+0
*
makefile: remove 'check' target (#992)
1138-4EB
2019-10-23
1
-2
/
+0
*
fix(configure): use '/dev/null' to check 'cmp', use 'sed' to compare versions...
1138-4EB
2019-10-23
1
-3
/
+3
*
vhdl-sem_decls: add comment.
Tristan Gingold
2019-10-21
1
-0
/
+3
*
vhdl-parse: parse declarations in vunit.
Tristan Gingold
2019-10-21
1
-327
/
+352
*
Regenerate ghdlsynth_gates.h
Tristan Gingold
2019-10-21
1
-0
/
+1
*
vhdl: handle labels in verification units.
Tristan Gingold
2019-10-21
1
-8
/
+62
*
synth: generate cover for assertion precedent.
Tristan Gingold
2019-10-21
5
-84
/
+103
*
psl: add active state.
Tristan Gingold
2019-10-21
5
-20
/
+78
[prev]
[next]