index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
testsuite/gna: add a test for #2157
Tristan Gingold
2022-08-03
5
-0
/
+386
*
psl-build.adb: disable incorrect optimization. Fix #2157
Tristan Gingold
2022-08-03
2
-2
/
+5
*
testsuite/gna: add a test for #2152
Tristan Gingold
2022-07-30
4
-0
/
+49
*
trans-chap3: translate subtype indication of access subtype. Fix #2152
Tristan Gingold
2022-07-30
1
-3
/
+14
*
psl-nodes: add comments
Tristan Gingold
2022-07-30
1
-0
/
+2
*
testsuite/synth: adjust harness for #2144
Tristan Gingold
2022-07-30
1
-1
/
+3
*
testsuite/gna: add a test for #2153
Tristan Gingold
2022-07-29
2
-0
/
+132
*
psl-rewrites.adb: fix inclusive before. Fix #2153
Tristan Gingold
2022-07-29
1
-1
/
+3
*
testsuite/gna: add a test for #2150
Tristan Gingold
2022-07-29
6
-0
/
+94
*
vhdl-sem_stmts: set stop_flag on call to stop and severity failure.
Tristan Gingold
2022-07-29
1
-22
/
+56
*
vhdl-nodes: add Get/Set_Stop_Flag. For #2150
Tristan Gingold
2022-07-29
6
-135
/
+203
*
testsuite/synth: add a test for #2146
Tristan Gingold
2022-07-29
2
-0
/
+69
*
netlists-memories: allow X in memories. Fix #2146
Tristan Gingold
2022-07-29
1
-2
/
+4
*
testsuite/synth: add a test for #2149
Tristan Gingold
2022-07-28
2
-0
/
+70
*
netlists-disp_verilog(disp_const_log): fix output. Fix #2149
Tristan Gingold
2022-07-28
1
-2
/
+2
*
testsuite/synth: add a test for #2145
Tristan Gingold
2022-07-28
2
-0
/
+48
*
synth-disp_vhdl: fix out conversion. Fix #2145
Tristan Gingold
2022-07-28
1
-21
/
+29
*
testsuite/gna: add tests for #2148
Tristan Gingold
2022-07-28
5
-0
/
+90
*
vhdl: check read for attribute parameter and aggregates. Fix #2148
Tristan Gingold
2022-07-28
2
-3
/
+20
*
testsuite/gna: add a test for #2147
Tristan Gingold
2022-07-28
3
-0
/
+41
*
vhdl-sem_names: add implicit function call for array attributes. Fix #2147
Tristan Gingold
2022-07-28
1
-40
/
+8
*
options.adb: -Werror=X enables warning X.
Tristan Gingold
2022-07-28
1
-0
/
+1
*
testsuite/synth: adjust test for #2144
Tristan Gingold
2022-07-28
2
-3
/
+1
*
synth-vhdl_expr: add support for branch quantities
Tristan Gingold
2022-07-28
2
-0
/
+2
*
simul-vhdl_simul: add scalar terminal table
Tristan Gingold
2022-07-28
1
-0
/
+16
*
simul-vhdl_debug: add info terminal
Tristan Gingold
2022-07-28
1
-20
/
+69
*
testsuite/gna: add a test for #2141
Tristan Gingold
2022-07-28
4
-0
/
+119
*
vhdl-sem_names: allow element attribute on element attribute. Fix #2141
Tristan Gingold
2022-07-28
4
-17
/
+34
*
testsuite/synth: add a test for #2144
Tristan Gingold
2022-07-27
4
-0
/
+120
*
elab-vhdl_expr: fix handling of multi-dim arrays. Fix #2144
Tristan Gingold
2022-07-27
1
-9
/
+17
*
ci: macos-10.15 is deprecated, use macos-11 and macos-12
Unai Martinez-Corral
2022-07-27
1
-2
/
+2
*
testsuite/synth: add a test for #2139
Tristan Gingold
2022-07-27
2
-0
/
+26
*
synth-disp_vhdl: improve output for unsigned. Fix #2139
Tristan Gingold
2022-07-27
1
-2
/
+17
*
testsuite/synth: add tests for #2143
Tristan Gingold
2022-07-27
5
-0
/
+102
*
elab-vhdl_expr: fix incorrect type of multi-dim array indexing during elab
Tristan Gingold
2022-07-27
1
-0
/
+9
*
synthesis.adb: cleanup after expand. For #2142
Tristan Gingold
2022-07-27
1
-0
/
+2
*
netlists-disp_vhdl: adjust output for #2140
Tristan Gingold
2022-07-27
1
-2
/
+8
*
testsuite/synth: add a test for #2142
Tristan Gingold
2022-07-27
2
-0
/
+33
*
netlists-expands: do not try to clean input of dyn_extract. Fix #2142
Tristan Gingold
2022-07-27
1
-5
/
+1
*
testsuite/synth: add a test for #2140
Tristan Gingold
2022-07-26
2
-0
/
+77
*
netlist-disp_vhdl: add a separator between instances and signals.
Tristan Gingold
2022-07-26
1
-1
/
+1
*
vhdl-parse: set reference_terminal flag
Tristan Gingold
2022-07-26
1
-0
/
+1
*
testsuite/gna: add a test for #2138
Tristan Gingold
2022-07-25
2
-0
/
+40
*
vhdl-canon: handle conditional variable assignment. Fix #2138
Tristan Gingold
2022-07-25
1
-1
/
+16
*
simul: gather terminals
Tristan Gingold
2022-07-25
4
-3
/
+74
*
synth/elab-vhdl_values: add Value_Terminal
Tristan Gingold
2022-07-25
6
-4
/
+38
*
vhdl-nodes: add Get/Set_Reference_Terminal_Flag
Tristan Gingold
2022-07-25
6
-478
/
+541
*
synth-environment: fix memory crash. Fix #2139
Tristan Gingold
2022-07-25
1
-2
/
+8
*
dyn_tables,tables: add Reserve. For #2139
Tristan Gingold
2022-07-25
4
-5
/
+28
*
src/simul: rewrite of ghdl/simul based on synth
Tristan Gingold
2022-07-24
7
-0
/
+3759
[next]