index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
doc: space cleanup
umarcor
2021-12-15
1
-1
/
+1
*
configure: update version check regexp
umarcor
2021-12-15
1
-6
/
+6
*
pyproject: add section 'build-system', include pyTooling.Packaging
umarcor
2021-12-15
1
-0
/
+8
*
Merge branch 'ghdl:master' into paebbels/pyGHDL-updates
Patrick Lehmann
2021-12-15
31
-90
/
+648
|
\
|
*
testsuite/synth: provide a testcase for #412
Tristan Gingold
2021-12-15
6
-0
/
+328
|
*
synth: handle interface type in generics. For #412
Tristan Gingold
2021-12-15
4
-28
/
+49
|
*
mcode: generate and register .eh_frame on linux x86/64
Tristan Gingold
2021-12-14
14
-11
/
+179
|
*
ghdldrv: handle generic overrides on foreign units
Tristan Gingold
2021-12-13
4
-50
/
+75
|
*
testsuite/gna: add a test for previous commit
Tristan Gingold
2021-12-13
2
-0
/
+15
|
*
vhdl-sem_expr.adb: avoid a crash after forced analysis
Tristan Gingold
2021-12-13
1
-1
/
+2
*
|
One more dependency.
Patrick Lehmann
2021-12-14
1
-1
/
+1
*
|
Added entry points.
Patrick Lehmann
2021-12-14
2
-2
/
+6
*
|
Install pyTooling.Packaging together with pyGHDL
Patrick Lehmann
2021-12-14
1
-1
/
+3
*
|
Fixed license in `setup.py`.
Patrick Lehmann
2021-12-13
2
-2
/
+3
*
|
Bumped dependencies.
Patrick Lehmann
2021-12-13
3
-3
/
+3
*
|
Bumped version of pyTooling.Packaging to v0.3.2.
Patrick Lehmann
2021-12-12
2
-2
/
+2
*
|
Adjusted configure script.
Patrick Lehmann
2021-12-12
5
-17
/
+18
*
|
Using pyTooling.Packaging in conf.py.
Patrick Lehmann
2021-12-12
1
-22
/
+14
*
|
Updated setup.py to use pyTooling.Packaging.
Patrick Lehmann
2021-12-12
6
-109
/
+28
*
|
Changed export decorator from pydecor to pyTooling.Decorators
Patrick Lehmann
2021-12-12
52
-62
/
+61
|
/
*
Fix opening files relative to the current vhdl
Matt Johnston
2021-12-07
1
-0
/
+2
*
testsuite/synth: add a test for #938
Tristan Gingold
2021-12-06
4
-0
/
+109
*
synth: add --latches option to enable latches. Fix #938
Tristan Gingold
2021-12-06
3
-1
/
+11
*
Update .editorconfig with settings for Ada files
std-max
2021-12-06
1
-0
/
+4
*
testsuite/gna: add a test for conformance rules
Tristan Gingold
2021-12-03
2
-0
/
+24
*
vhdl-sem.adb: fix incorrect check for conformance rules
Tristan Gingold
2021-12-03
1
-1
/
+3
*
testsuite/synth: add a test for #1926
Tristan Gingold
2021-11-29
3
-0
/
+485
*
synth/elab-vhdl_expr: handle slices and indexed names. Fix #1926
Tristan Gingold
2021-11-29
1
-19
/
+11
*
testsuite/synth: avoid use of verilog identifiers
Tristan Gingold
2021-11-28
6
-20
/
+20
*
synth memories: also accept constant signal as memory initial value
Tristan Gingold
2021-11-28
2
-4
/
+9
*
elab-vhdl_objtypes.adb: add an assertion
Tristan Gingold
2021-11-28
1
-0
/
+2
*
elab-vhdl_insts.adb: do not try to elaborate foreign instances twice
Tristan Gingold
2021-11-28
1
-1
/
+6
*
synth: adjustments for foreign_module
Tristan Gingold
2021-11-28
2
-3
/
+12
*
synth: add a hook to resolve foreign instantiation names
Tristan Gingold
2021-11-28
2
-0
/
+8
*
synth-vhdl_insts.adb: split synth_Instantiate_Module
Tristan Gingold
2021-11-28
1
-14
/
+26
*
synth: add hooks to support elaboration of foreign instances
Tristan Gingold
2021-11-28
10
-32
/
+108
*
vhdl-parse: improve error message for empty records
Tristan Gingold
2021-11-28
1
-29
/
+33
*
testsuite/gna: add test from #1924
Tristan Gingold
2021-11-27
4
-0
/
+100
*
testsuite/gna: add a test for #1914
Tristan Gingold
2021-11-24
6
-0
/
+204
*
vhdl/translate: handle target aggregate with unbounded names. Fix #1914
Tristan Gingold
2021-11-24
4
-22
/
+75
*
testsuite/gna: add a test for #1919
Tristan Gingold
2021-11-21
3
-0
/
+22
*
vhdl-sem_decls: avoid a crash on invalid alias name. Fix #1919
Tristan Gingold
2021-11-21
1
-0
/
+10
*
testsuite/synth: add a test for #1920
Tristan Gingold
2021-11-21
3
-0
/
+68
*
synth-vhdl_expr: emit an error if use of a signal during elaboration. Fix #1920
Tristan Gingold
2021-11-21
1
-0
/
+7
*
synth: put direction into port desc
Tristan Gingold
2021-11-17
8
-31
/
+30
*
synth: use a global table for instances attributes
Tristan Gingold
2021-11-17
6
-168
/
+117
*
synth: renaming to instance_attributes.
Tristan Gingold
2021-11-17
11
-66
/
+72
*
synth/netlists-disp_verilog: display port attributes
Tristan Gingold
2021-11-17
1
-18
/
+42
*
synth: add ports attributes
Tristan Gingold
2021-11-17
3
-0
/
+120
*
vhdl-utils.adb: minor refactoring
Tristan Gingold
2021-11-17
1
-7
/
+3
[next]