aboutsummaryrefslogtreecommitdiffstats
Commit message (Collapse)AuthorAgeFilesLines
* testsuite/gna: add a test for #1831Tristan Gingold2021-09-072-0/+28
|
* testsuite/gna: add a test for #1657Tristan Gingold2021-09-073-0/+65
|
* trans-chap7: Handle unbounded elements in Translate_ConcatenationTristan Gingold2021-09-071-27/+98
| | | | | Fix #1831 Fix #1657
* trans-chap3: add a stride parameter to index_array. For #1831Tristan Gingold2021-09-072-18/+21
|
* rm .readthedocs.ymlumarcor2021-09-051-19/+0
|
* doc: bump sphinx.theme to v1umarcor2021-09-051-1/+1
|
* revert "doc: pin sphinx to v3.3.1 to prevent search bug"umarcor2021-09-041-1/+1
| | | | This reverts commit 4a6b6dbda139e8265570cd2a51b6c371abef4912.
* revert "doc: temporarily pin docutils to 0.16, due to theme compatibility ↵umarcor2021-09-041-1/+0
| | | | | | issues (readthedocs/sphinx_rtd_theme#1115)" This reverts commit 5c6b2eb7bf6633a8e80d39dbcc024a466fca29ee.
* testsuite/gna: add a test for #1836Tristan Gingold2021-09-033-0/+65
|
* vhdl/translate: adjust slice names for unbounded arrays. Fir #1836Tristan Gingold2021-09-033-4/+25
|
* vhdl-scanner.adb: add commentsTristan Gingold2021-09-031-0/+6
|
* ci: update comment about regenerating Python bindingsumarcor2021-09-021-1/+1
|
* testsuite/gna: check last commit (psl abort) for #1654Tristan Gingold2021-09-022-1/+3
|
* vhdl,psl: abort is now identical to async_abort. For #1654Tristan Gingold2021-09-022-6/+4
|
* testsuite/synth: add a test for previous commit. For #1850Tristan Gingold2021-09-012-0/+131
|
* synth-vhdl_stmts.adb: do not expect configuration for vunit.Tristan Gingold2021-09-011-3/+3
| | | | For #1850
* Test.yml: explain how to regenerate the python bindingTristan Gingold2021-08-311-0/+1
|
* testsuite/synth: add a test for #1654Tristan Gingold2021-08-313-0/+132
|
* synth: handle PSL async_abort and sync_abort. For #1654Tristan Gingold2021-08-313-10/+44
|
* testsuite/gna: add a test for #1654Tristan Gingold2021-08-303-0/+255
|
* trans-chap9.adb: handle async_abort, sync_abort. Fix #1654Tristan Gingold2021-08-306-145/+272
|
* vhdl and psl: parse sync_abort and async_abort. For #1654Tristan Gingold2021-08-3022-186/+359
|
* pyGHDL: update errorout.pyTristan Gingold2021-08-291-4/+5
|
* testsuite/gna: add a test for Wuseless warning. For #1832Tristan Gingold2021-08-292-0/+26
|
* vhdl-canon: detect PSL assertion that cannot fail. For #1832Tristan Gingold2021-08-292-3/+17
|
* testsuite/synth: add a test for #1832Tristan Gingold2021-08-292-0/+29
|
* synth-vhdl_stmts: fix a crash on never triggered PSL assertion.Tristan Gingold2021-08-291-0/+6
| | | | For #1832
* synth: improve result of is_positiveTristan Gingold2021-08-294-10/+15
|
* netlists-inference: improve location for dff.Tristan Gingold2021-08-291-1/+1
|
* synth: factorize code to create base instanceTristan Gingold2021-08-287-57/+104
|
* synthesis.adb: abstract instance_passesTristan Gingold2021-08-283-23/+34
|
* synth-environment: add subprograms for signals (preliminary work)Tristan Gingold2021-08-282-5/+110
|
* synth-memtype: export conversion functionsTristan Gingold2021-08-282-7/+9
|
* synth: add build2_concat2 and use it for vhdl concat.Tristan Gingold2021-08-283-4/+18
|
* ghdlsynth: add debug option for elaborationTristan Gingold2021-08-282-1/+8
|
* synth-vhdl_decls.adb: add commentsTristan Gingold2021-08-281-0/+4
|
* vhdl: handle foreign units in libraries and configurationTristan Gingold2021-08-283-24/+45
|
* errorout: do not display empty linesTristan Gingold2021-08-283-1/+14
|
* netlists-disp_verilog: handle initial value for idff and isignalTristan Gingold2021-08-281-8/+18
|
* pyGHDL.dom: improvements (#1848)Unai Martinez-Corral2021-08-275-19/+64
|\ | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | # New Features * Translate null statements. * Sequential procedure call. * Concurrent assert statement (but without condition) This needs either PSL translations or help from @tgingold to have partial elaboration to a PSL assert becomes a normal VHDL assertion like in VHDL-93. * Translate sensitivity lists. # Changes * None # Bug fixes * Changes due to typo in pyVHDLModel for `Choises`.
| * Updated requirements to pyVHDLModel v0.12.0.Patrick Lehmann2021-08-271-2/+2
| |
| * Handle sensitivity lists.Patrick Lehmann2021-08-271-4/+3
| |
| * Added concurrent (PSL) assertion.Patrick Lehmann2021-08-263-5/+35
| |
| * Translate sequential procedure calls.Patrick Lehmann2021-08-263-7/+8
| |
| * Implemented handling off null statements.Patrick Lehmann2021-08-264-6/+21
| |
* | testsuite/synth: add a test for #1850Tristan Gingold2021-08-273-0/+82
| |
* | vhdl-parse: support for-generate in vunits. Fix #1850Tristan Gingold2021-08-271-2/+10
| |
* | testsuite/synth: Add a test for ghdl/ghdl-yosys-plugin#154Tristan Gingold2021-08-272-0/+58
| |
* | synth: do not remove signals with a keep attribute.Tristan Gingold2021-08-272-1/+31
| | | | | | | | For ghdl/ghdl-yosys-plugin#154
* | std_names: add name keep.Tristan Gingold2021-08-273-183/+186
| |
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-18 08:29:42 +0000