index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
doc: pin sphinx to v3.3.1 to prevent search bug
umarcor
2021-04-22
1
-1
/
+1
*
testsuite/synth: add a test for #1731
Tristan Gingold
2021-04-21
2
-0
/
+24
*
synth-vhdl_oper.adb: handle resize uns/uns. For #1731
Tristan Gingold
2021-04-21
1
-0
/
+12
*
synth-vhdl_oper.adb: adjust previous patch and test
Tristan Gingold
2021-04-21
2
-2
/
+17
*
testsuite/synth: add a test for #1731
Tristan Gingold
2021-04-21
3
-0
/
+221
*
synth-vhdl_oper.adb: handle resize sgn/sgn. Fix #1731
Tristan Gingold
2021-04-21
1
-0
/
+1
*
synth: extract synth-memtype from synth-objtypes
Tristan Gingold
2021-04-21
15
-124
/
+193
*
Revert changing parameter types of Get-VHDLVariables function
Martin Bahlinger
2021-04-20
1
-2
/
+2
*
Move --std= parameter before -frelaxed-rules
Martin Bahlinger
2021-04-20
7
-10
/
+10
*
VHPI: improve C enum interop
Marlon James
2021-04-19
3
-66
/
+113
*
VHPI: add tracing tests
Marlon James
2021-04-18
10
-4
/
+154
*
VHPI: add tracing
Marlon James
2021-04-18
2
-141
/
+706
*
Update license header
Marlon James
2021-04-18
2
-36
/
+19
*
testsuite/gna: add a test for #1726
Tristan Gingold
2021-04-17
3
-0
/
+47
*
vhdl: handle object interface using an interface type. Fix #1726
Tristan Gingold
2021-04-17
3
-4
/
+56
*
testsuite/gna: add a test for #1727
Tristan Gingold
2021-04-16
2
-0
/
+24
*
vhdl-sem_names: avoid a crash for invalid user attribute prefix. Fix #1727
Tristan Gingold
2021-04-16
1
-1
/
+2
*
synth: renaming (synth-heap -> synth-vhdl_heap)
Tristan Gingold
2021-04-16
5
-11
/
+11
*
synth: renaming (synth-static_proc -> synth-vhdl_static_proc)
Tristan Gingold
2021-04-16
3
-6
/
+6
*
synth: refactoring (synth.files_operations -> synth.vhdl_files)
Tristan Gingold
2021-04-16
6
-11
/
+11
*
synth: renaming (synth.oper -> synth.vhdl_oper)
Tristan Gingold
2021-04-16
4
-11
/
+11
*
synth: refactoring (synth.aggr -> synth.vhdl_aggr)
Tristan Gingold
2021-04-16
3
-7
/
+7
*
synth: rename synth-context to synth-vhdl_context
Tristan Gingold
2021-04-16
16
-25
/
+25
*
testsuite/gna: add a test for #1724
Tristan Gingold
2021-04-15
2
-0
/
+11
*
vhdl: also allow type and subtype declarations in vunit. For #1724
Tristan Gingold
2021-04-15
2
-0
/
+4
*
testsuite/synth: add a test for previous commit
Tristan Gingold
2021-04-15
2
-0
/
+72
*
synth: avoid crash in case of non-elaboratable generic.
Tristan Gingold
2021-04-15
2
-4
/
+10
*
vhdl-canon_psl: handle imp_bool
Tristan Gingold
2021-04-15
1
-2
/
+3
*
testsuite/gna: add test for #1724
Tristan Gingold
2021-04-15
3
-0
/
+33
*
vhdl: handle constant declarations in PSL vunit. Fix #1724
Tristan Gingold
2021-04-15
2
-0
/
+2
*
testsuite/gna: add tests for #1721
Tristan Gingold
2021-04-13
3
-0
/
+43
*
testsuite/gna: add a test for #1721
Tristan Gingold
2021-04-13
2
-0
/
+22
*
trans-chap9: handle N_Imp_Bool for PSL. For #1721
Tristan Gingold
2021-04-13
1
-0
/
+21
*
testsuite/gna: add a test for #1721
Tristan Gingold
2021-04-13
2
-0
/
+29
*
psl: suffix implication are properties (for simple subset). For #1721
Tristan Gingold
2021-04-13
3
-6
/
+5
*
testsuite/gna: add a test for #1721
Tristan Gingold
2021-04-13
3
-0
/
+80
*
vhdl-sem_psl.adb: can also extract clock from SERE. For #1721
Tristan Gingold
2021-04-13
1
-1
/
+5
*
testsuite/gna: add a test for #1717
Tristan Gingold
2021-04-11
2
-0
/
+60
*
vhdl-sem_names.adb: fix check for object prefix of subtype attribute. Fix #1717
Tristan Gingold
2021-04-11
1
-3
/
+1
*
src: Clarify error for conditional signal assignment.
Ondrej Ille
2021-04-11
1
-1
/
+2
*
src: Allow case generate only in VHDL 2008.
Ondrej Ille
2021-04-11
1
-0
/
+1
*
src: Unify check for VHDL at least 2008
Ondrej Ille
2021-04-11
1
-47
/
+25
*
trans-chap9.adb: fix out of scope reference.
Tristan Gingold
2021-04-10
1
-2
/
+3
*
testsuite/gna: add a test for #1718
Tristan Gingold
2021-04-10
2
-0
/
+20
*
ghdldrv,configure: allow LIB.UNIT name for -e/-r commands. Fix #1718
Tristan Gingold
2021-04-10
8
-38
/
+129
*
src/grt: Avhpi - Specify enum numbers as in VHDL LRM. Add 2008 version enumer...
Ondrej Ille
2021-04-08
1
-5
/
+483
*
testsuite: Adjust regression for new format of PSL report.
Ondrej Ille
2021-04-08
2
-6
/
+12
*
src: Fix PSL start count assignment for PSL endpoints.
Ondrej Ille
2021-04-08
1
-9
/
+9
*
src: Introduce two separate PSL counters (Finish and Start).
Ondrej Ille
2021-04-08
5
-19
/
+57
*
src: Adjust grt-psl to use PSL RTI type.
Ondrej Ille
2021-04-08
1
-5
/
+5
[next]