index
:
iCE40/ghdl
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Collapse
)
Author
Age
Files
Lines
*
elab-vhdl_types(Elab_Declaration_Type): rework to handle 'subtype
Tristan Gingold
2022-06-09
7
-30
/
+64
|
|
|
|
Fix #2085
*
testsuite/synth: add a test for #2084
Tristan Gingold
2022-06-09
2
-0
/
+23
|
*
vhdl-annotations: avoid a crash with subtype attribute in array.
Tristan Gingold
2022-06-09
3
-5
/
+16
|
|
|
|
Fix #2084
*
testsuite/synth: add a test for #2083
Tristan Gingold
2022-06-08
2
-0
/
+39
|
*
synth-vhdl_expr.adb: use base type for indexed names. Fix #2083
Tristan Gingold
2022-06-08
1
-1
/
+2
|
*
synth-vhdl_expr: add an hook for signal attributes
Tristan Gingold
2022-06-08
2
-0
/
+11
|
*
Makefile.in: tentatively use shared-libgcc for ghdl_mcode
Tristan Gingold
2022-06-08
1
-1
/
+1
|
*
synth-vhdl_eval: handle more operations
Tristan Gingold
2022-06-07
1
-8
/
+17
|
*
vhdl-sem: adjust condition to set suspend_state on procedures
Tristan Gingold
2022-06-07
4
-269
/
+291
|
*
elab-vhdl_context: also handle generic subprograms
Tristan Gingold
2022-06-07
1
-2
/
+6
|
*
options.adb: add commands
Tristan Gingold
2022-06-07
1
-2
/
+2
|
*
pyGHDL: regenerate
Tristan Gingold
2022-06-07
1
-10
/
+11
|
*
testsuite/synth: add a test for #2081
Tristan Gingold
2022-06-07
2
-0
/
+25
|
*
errorout: add nowrite warning. Fix #2081
Tristan Gingold
2022-06-07
5
-8
/
+16
|
|
|
|
During synthesis, emit a specific warning if a net is not assigned
*
testsuite/gna: add one test for #2076
Tristan Gingold
2022-06-06
2
-0
/
+5
|
*
vhdl-parse.adb: fix uninitialized variable, for #2076
Tristan Gingold
2022-06-06
1
-0
/
+1
|
*
testsuite/gna: add tests for #2076
Tristan Gingold
2022-06-06
3
-0
/
+34
|
*
vhdl-sem_names: avoid a crash on incorrect selected name. For #2076
Tristan Gingold
2022-06-06
1
-1
/
+2
|
*
vhdl-parse: avoid a crash with return identifier. Fox #2076
Tristan Gingold
2022-06-06
1
-1
/
+7
|
*
synth-vhdl_stmts: fix handling of instantiated subprograms
Tristan Gingold
2022-06-06
1
-1
/
+3
|
*
synth-vhdl_eval: handle more operations
Tristan Gingold
2022-06-06
1
-1
/
+16
|
*
synth-vhdl_stmts: handle alias in assignment expression
Tristan Gingold
2022-06-06
3
-2
/
+24
|
*
vhdl-ieee-math_real: recognize more operations
Tristan Gingold
2022-06-06
3
-230
/
+285
|
*
synth-vhdl_eval: recognize and handle to_stdulogicvector
Tristan Gingold
2022-06-06
4
-224
/
+241
|
*
synth-vhdl_eval: handle more operations
Tristan Gingold
2022-06-05
2
-37
/
+112
|
*
vhdl: recognize more predefined ieee functions and operators
Tristan Gingold
2022-06-05
5
-465
/
+593
|
*
synth-vhdl_eval: handle more operations (sgn/uns reduce)
Tristan Gingold
2022-06-05
1
-6
/
+16
|
*
synth-vhdl-eval: handle more operations
Tristan Gingold
2022-06-05
4
-31
/
+272
|
*
vhdl-ieee-numeric: recognize vector/scalar operations
Tristan Gingold
2022-06-05
3
-296
/
+368
|
*
testsuite/synth: add a test for #2074
Tristan Gingold
2022-06-05
2
-0
/
+25
|
*
synth-vhdl_oper: handle more bit_vector operations. Fix #2074
Tristan Gingold
2022-06-05
1
-8
/
+13
|
*
elab-debugger: add where command
Tristan Gingold
2022-06-05
1
-28
/
+49
|
*
synth-vhdl_eval: handle rotations and shift for numeric_std
Tristan Gingold
2022-06-05
1
-4
/
+40
|
*
synth-vhdl_eval: handle to_x01, to_ux01, to_x01z and is_x
Tristan Gingold
2022-06-05
2
-19
/
+56
|
*
vhdl-ieee-numeric: recognize is_x, to_x01, to_ux01 and to_x01z
Tristan Gingold
2022-06-05
3
-234
/
+284
|
*
synth-vhdl_eval: handle more operations
Tristan Gingold
2022-06-05
3
-2
/
+41
|
*
synth-ieee-numeric_std: fix handling of X for negation
Tristan Gingold
2022-06-05
1
-18
/
+20
|
*
synth-vhdl_eval: handle find_leftmost and find_rightmost
Tristan Gingold
2022-06-05
3
-0
/
+55
|
*
testsuite/synth: add a test for #2073
Tristan Gingold
2022-06-05
4
-0
/
+185
|
*
synth-vhdl_expr: adjust max computation for memidx. Fix #2073
Tristan Gingold
2022-06-05
2
-3
/
+3
|
*
pyGHDL/lsp: reformat
Tristan Gingold
2022-06-04
1
-3
/
+1
|
*
testsuite/synth: add a test for #2072
Tristan Gingold
2022-06-04
3
-0
/
+80
|
*
synth-vhdl_decls: fix subtype conversion for variable default value.
Tristan Gingold
2022-06-04
1
-1
/
+1
|
|
|
|
Fix #2072
*
synth-vhdl_eval: handle minmax
Tristan Gingold
2022-06-04
3
-178
/
+295
|
*
pyGHDL/lsp: enable warning for unassociated ports
Tristan Gingold
2022-06-04
1
-0
/
+1
|
*
vhdl: add a warning for unassociated ports
Tristan Gingold
2022-06-04
5
-13
/
+31
|
*
pyGHDL/lsp: handle goto-reference on records elements
Tristan Gingold
2022-06-04
1
-1
/
+3
|
*
testsuite/gna: add a test for previous commit
Tristan Gingold
2022-06-04
2
-0
/
+12
|
*
vhdl-sem_types: avoid a crash on empty records if forced analysis
Tristan Gingold
2022-06-04
1
-1
/
+9
|
*
synth-vhdl_expr: do not abort on array subtype conversion
Tristan Gingold
2022-06-04
2
-1
/
+6
|
[next]