aboutsummaryrefslogtreecommitdiffstats
path: root/pyGHDL/dom/Type.py
diff options
context:
space:
mode:
Diffstat (limited to 'pyGHDL/dom/Type.py')
-rw-r--r--pyGHDL/dom/Type.py6
1 files changed, 6 insertions, 0 deletions
diff --git a/pyGHDL/dom/Type.py b/pyGHDL/dom/Type.py
index 69cf97af0..1576eb849 100644
--- a/pyGHDL/dom/Type.py
+++ b/pyGHDL/dom/Type.py
@@ -37,6 +37,7 @@ from pyVHDLModel.VHDLModel import (
IntegerType as VHDLModel_IntegerType,
EnumeratedType as VHDLModel_EnumeratedType,
ArrayType as VHDLModel_ArrayType,
+ RecordTypeElement as VHDLModel_RecordTypeElement,
RecordType as VHDLModel_RecordType,
AccessType as VHDLModel_AccessType,
SubType as VHDLModel_SubType,
@@ -63,6 +64,11 @@ class ArrayType(VHDLModel_ArrayType):
@export
+class RecordTypeElement(VHDLModel_RecordTypeElement):
+ pass
+
+
+@export
class RecordType(VHDLModel_RecordType):
pass