diff options
author | Tristan Gingold <tgingold@free.fr> | 2017-06-09 06:27:13 +0200 |
---|---|---|
committer | Tristan Gingold <tgingold@free.fr> | 2017-06-09 06:27:13 +0200 |
commit | 5ba7861a7d065b1feb90de890ce34e837cb12fdf (patch) | |
tree | c8124cb5be61171e751ebd3ef58570c3c6c58913 /testsuite/gna/issue283/Makefile | |
parent | deb8888cec67e91b834f97b16cb29774d63e9c68 (diff) | |
download | ghdl-5ba7861a7d065b1feb90de890ce34e837cb12fdf.tar.gz ghdl-5ba7861a7d065b1feb90de890ce34e837cb12fdf.tar.bz2 ghdl-5ba7861a7d065b1feb90de890ce34e837cb12fdf.zip |
Add (disabled) testcase for #283
Diffstat (limited to 'testsuite/gna/issue283/Makefile')
-rw-r--r-- | testsuite/gna/issue283/Makefile | 37 |
1 files changed, 37 insertions, 0 deletions
diff --git a/testsuite/gna/issue283/Makefile b/testsuite/gna/issue283/Makefile new file mode 100644 index 000000000..0dbcd4cbd --- /dev/null +++ b/testsuite/gna/issue283/Makefile @@ -0,0 +1,37 @@ +PWD=$(shell pwd) + +# Adjust to your needs: +# ====================================================================================================================== + +# Path to the root folder of the simulation framework +SIM_FRAMEWORK_DIR = /home/kaolpr/simulation_framework + +# Top VHDL entity +TOPLEVEL = foo + +# Python test file name (without extension) +MODULE = example + +# Waveform output file +WAVEFORM_OUTPUT = waveform.ghw + +# (Typically) Not to be modified: +# ====================================================================================================================== + +UNISIM_DIR = $(SIM_FRAMEWORK_DIR)/lib/xilinx-vivado/unisim/v08/ +VHDL_VERSION = 08 + +VHDL_SOURCES = $(shell pwd)/bar.vhd $(shell pwd)/uut.vhd + +COCOTB = $(SIM_FRAMEWORK_DIR)/lib/cocotb +GHDL_BIN_DIR = $(SIM_FRAMEWORK_DIR)/lib/ghdl/build/bin/ + +SIM=ghdl +ANALYSE_ARGS = +ELABORATE_ARGS = +SIM_ARGS = --wave=$(WAVEFORM_OUTPUT) --ieee-asserts=disable + +PYTHON_SIM_MODULES_PATH = $(SIM_FRAMEWORK_DIR)/lib/python_modules + +include $(COCOTB)/makefiles/Makefile.inc +include $(COCOTB)/makefiles/Makefile.sim |