diff options
author | Tristan Gingold <tgingold@free.fr> | 2019-05-24 18:19:21 +0200 |
---|---|---|
committer | Tristan Gingold <tgingold@free.fr> | 2019-05-24 18:19:21 +0200 |
commit | bfa8052b491367f8d10f98878343a7002f26f0cc (patch) | |
tree | 7778b8008687caa44f9d51fbb45de9005df36323 /src/vhdl | |
parent | 661122fbfa890d45ff7a3c7f9da45bf4dc32b6c1 (diff) | |
download | ghdl-bfa8052b491367f8d10f98878343a7002f26f0cc.tar.gz ghdl-bfa8052b491367f8d10f98878343a7002f26f0cc.tar.bz2 ghdl-bfa8052b491367f8d10f98878343a7002f26f0cc.zip |
vhdl-parse: Add Has_Is for block_statement.
Diffstat (limited to 'src/vhdl')
-rw-r--r-- | src/vhdl/vhdl-nodes.ads | 2 | ||||
-rw-r--r-- | src/vhdl/vhdl-nodes_meta.adb | 4 | ||||
-rw-r--r-- | src/vhdl/vhdl-parse.adb | 2 |
3 files changed, 7 insertions, 1 deletions
diff --git a/src/vhdl/vhdl-nodes.ads b/src/vhdl/vhdl-nodes.ads index 380a8a599..2365a7543 100644 --- a/src/vhdl/vhdl-nodes.ads +++ b/src/vhdl/vhdl-nodes.ads @@ -2977,6 +2977,8 @@ package Vhdl.Nodes is -- -- Get/Set_Is_Within_Flag (Flag5) -- + -- Get/Set_Has_Is (Flag7) + -- -- Get/Set_End_Has_Reserved_Id (Flag8) -- -- Get/Set_End_Has_Identifier (Flag9) diff --git a/src/vhdl/vhdl-nodes_meta.adb b/src/vhdl/vhdl-nodes_meta.adb index e0b3ea11e..eb4792ecd 100644 --- a/src/vhdl/vhdl-nodes_meta.adb +++ b/src/vhdl/vhdl-nodes_meta.adb @@ -3809,6 +3809,7 @@ package body Vhdl.Nodes_Meta is Field_Label, Field_Visible_Flag, Field_Is_Within_Flag, + Field_Has_Is, Field_End_Has_Reserved_Id, Field_End_Has_Identifier, Field_Parent, @@ -10506,7 +10507,8 @@ package body Vhdl.Nodes_Meta is case K is when Iir_Kind_Component_Declaration | Iir_Kind_Sensitized_Process_Statement - | Iir_Kind_Process_Statement => + | Iir_Kind_Process_Statement + | Iir_Kind_Block_Statement => return True; when others => return False; diff --git a/src/vhdl/vhdl-parse.adb b/src/vhdl/vhdl-parse.adb index 273d8828b..33a54a0ef 100644 --- a/src/vhdl/vhdl-parse.adb +++ b/src/vhdl/vhdl-parse.adb @@ -7875,6 +7875,8 @@ package body Vhdl.Parse is Error_Msg_Parse ("'is' not allowed here in vhdl87"); end if; + Set_Has_Is (Res, True); + -- Eat 'is'. Scan; end if; |