diff options
| author | Tristan Gingold <tgingold@free.fr> | 2022-07-14 06:36:36 +0200 |
|---|---|---|
| committer | Tristan Gingold <tgingold@free.fr> | 2022-07-14 06:36:36 +0200 |
| commit | 73e50b2ce5db5a52bf16c2fd5fc754c054b76b48 (patch) | |
| tree | 6b4c69a90f42d22b4760cf2987e3b22debfb0d1c /src/synth/netlists-disp_verilog.adb | |
| parent | 462c911391b4265e1a8ee2dc5b99bae8232e2daf (diff) | |
| download | ghdl-73e50b2ce5db5a52bf16c2fd5fc754c054b76b48.tar.gz ghdl-73e50b2ce5db5a52bf16c2fd5fc754c054b76b48.tar.bz2 ghdl-73e50b2ce5db5a52bf16c2fd5fc754c054b76b48.zip | |
synth: Display dlatch
Diffstat (limited to 'src/synth/netlists-disp_verilog.adb')
| -rw-r--r-- | src/synth/netlists-disp_verilog.adb | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/synth/netlists-disp_verilog.adb b/src/synth/netlists-disp_verilog.adb index 6bbd87aa3..133959e5f 100644 --- a/src/synth/netlists-disp_verilog.adb +++ b/src/synth/netlists-disp_verilog.adb @@ -941,6 +941,9 @@ package body Netlists.Disp_Verilog is Disp_Template (" initial" & NL & " \o0 = \i2;" & NL, Inst); end if; + when Id_Dlatch => + Disp_Template (" always @(\i1)" & NL & + " \o0 <= \i0;" & NL, Inst); when Id_Mux2 => Disp_Template (" assign \o0 = \i0 ? \i2 : \i1;" & NL, Inst); when Id_Mux4 => @@ -1199,6 +1202,7 @@ package body Netlists.Disp_Verilog is | Id_Idff | Id_Adff | Id_Iadff + | Id_Dlatch | Id_Isignal => -- As expected Put (" reg "); |