diff options
author | Tristan Gingold <tgingold@free.fr> | 2022-08-18 06:21:17 +0200 |
---|---|---|
committer | Tristan Gingold <tgingold@free.fr> | 2022-08-18 06:21:17 +0200 |
commit | fe6edccd9c03f40878cc1d27b07c024407d63bff (patch) | |
tree | 556c0f25e5179b112f1209e6f07dbfe9bd9b1d5c /src/simul/simul-vhdl_simul.adb | |
parent | 0db659f0d91d57c5b36ae40c3be0f542a4ad75d1 (diff) | |
download | ghdl-fe6edccd9c03f40878cc1d27b07c024407d63bff.tar.gz ghdl-fe6edccd9c03f40878cc1d27b07c024407d63bff.tar.bz2 ghdl-fe6edccd9c03f40878cc1d27b07c024407d63bff.zip |
ghdlsimul: add an option to debug before elaboration
Diffstat (limited to 'src/simul/simul-vhdl_simul.adb')
-rw-r--r-- | src/simul/simul-vhdl_simul.adb | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/simul/simul-vhdl_simul.adb b/src/simul/simul-vhdl_simul.adb index b44028c57..5d691e807 100644 --- a/src/simul/simul-vhdl_simul.adb +++ b/src/simul/simul-vhdl_simul.adb @@ -2075,9 +2075,9 @@ package body Simul.Vhdl_Simul is -- Grt.Errors.Error_Hook := Debug_Error'Access; --- if Flag_Interractive then --- Debug (Reason_Start); --- end if; + if Flag_Debug_Elab then + Elab.Debugger.Debug_Elab (Vhdl_Elab.Top_Instance); + end if; Ok := Grt.Main.Run_Elab; if not Ok then |