aboutsummaryrefslogtreecommitdiffstats
path: root/pyGHDL/dom/Names.py
diff options
context:
space:
mode:
authorPatrick Lehmann <Patrick.Lehmann@plc2.de>2021-07-26 00:13:11 +0200
committerumarcor <unai.martinezcorral@ehu.eus>2021-08-23 16:35:31 +0200
commitca39821dc013a877a8dbdfabbc3b861eb4d4d2e3 (patch)
treeb731d3bddd9c8e3e7b288de088ad54510b6085ba /pyGHDL/dom/Names.py
parent9df82e519d7e93168d43fb414c48c9e547b0c306 (diff)
downloadghdl-ca39821dc013a877a8dbdfabbc3b861eb4d4d2e3.tar.gz
ghdl-ca39821dc013a877a8dbdfabbc3b861eb4d4d2e3.tar.bz2
ghdl-ca39821dc013a877a8dbdfabbc3b861eb4d4d2e3.zip
Adjusted to renaming in pyVHDLModel.
Diffstat (limited to 'pyGHDL/dom/Names.py')
-rw-r--r--pyGHDL/dom/Names.py4
1 files changed, 2 insertions, 2 deletions
diff --git a/pyGHDL/dom/Names.py b/pyGHDL/dom/Names.py
index e09294d40..f98555681 100644
--- a/pyGHDL/dom/Names.py
+++ b/pyGHDL/dom/Names.py
@@ -32,10 +32,9 @@
# ============================================================================
from typing import List
-from pyGHDL.libghdl._types import Iir
from pydecor import export
-from pyVHDLModel.VHDLModel import (
+from pyVHDLModel.SyntaxModel import (
SimpleName as VHDLModel_SimpleName,
ParenthesisName as VHDLModel_ParenthesisName,
IndexedName as VHDLModel_IndexedName,
@@ -45,6 +44,7 @@ from pyVHDLModel.VHDLModel import (
AllName as VHDLModel_AllName,
Name,
)
+from pyGHDL.libghdl._types import Iir
from pyGHDL.dom import DOMMixin
__all__ = []