aboutsummaryrefslogtreecommitdiffstats
path: root/pyGHDL/dom/DesignUnit.py
diff options
context:
space:
mode:
authorPatrick Lehmann <Patrick.Lehmann@plc2.de>2021-08-16 18:06:59 +0200
committerumarcor <unai.martinezcorral@ehu.eus>2021-08-23 16:35:36 +0200
commitdb48ba4042769646676f7ffb981149cbb5e52740 (patch)
tree61ac5a16858fa8f32b12b9e5a818b65dedf0dcf7 /pyGHDL/dom/DesignUnit.py
parentc74c26bbb6b58e0cf7fba78e382f0949240b7721 (diff)
downloadghdl-db48ba4042769646676f7ffb981149cbb5e52740.tar.gz
ghdl-db48ba4042769646676f7ffb981149cbb5e52740.tar.bz2
ghdl-db48ba4042769646676f7ffb981149cbb5e52740.zip
Implemented if, case and for-loop statements.
Diffstat (limited to 'pyGHDL/dom/DesignUnit.py')
-rw-r--r--pyGHDL/dom/DesignUnit.py15
1 files changed, 11 insertions, 4 deletions
diff --git a/pyGHDL/dom/DesignUnit.py b/pyGHDL/dom/DesignUnit.py
index b7d8ec339..e8dfccbd7 100644
--- a/pyGHDL/dom/DesignUnit.py
+++ b/pyGHDL/dom/DesignUnit.py
@@ -119,6 +119,8 @@ class Entity(VHDLModel_Entity, DOMMixin):
nodes.Get_Concurrent_Statement_Chain(entityNode), "entity", name
)
+ # FIXME: read use clauses
+
return cls(entityNode, name, generics, ports, declaredItems, statements)
@@ -148,10 +150,9 @@ class Architecture(VHDLModel_Architecture, DOMMixin):
nodes.Get_Concurrent_Statement_Chain(architectureNode), "architecture", name
)
- return cls(architectureNode, name, entity, declaredItems, statements)
+ # FIXME: read use clauses
- def resolve(self):
- pass
+ return cls(architectureNode, name, entity, declaredItems, statements)
@export
@@ -203,6 +204,8 @@ class Package(VHDLModel_Package, DOMMixin):
nodes.Get_Declaration_Chain(packageNode), "package", name
)
+ # FIXME: read use clauses
+
return cls(packageNode, name, generics, declaredItems)
@@ -224,6 +227,8 @@ class PackageBody(VHDLModel_PackageBody, DOMMixin):
nodes.Get_Declaration_Chain(packageBodyNode), "package", name
)
+ # FIXME: read use clauses
+
return cls(packageBodyNode, name, declaredItems)
@@ -244,6 +249,7 @@ class PackageInstantiation(VHDLModel_PackageInstantiation, DOMMixin):
name = GetNameOfNode(packageNode)
uninstantiatedPackageName = nodes.Get_Uninstantiated_Package_Name(packageNode)
+ # FIXME: read use clauses (does it apply here too?)
# FIXME: read generics
# FIXME: read generic map
@@ -283,6 +289,7 @@ class Configuration(VHDLModel_Configuration, DOMMixin):
def parse(cls, configurationNode: Iir):
name = GetNameOfNode(configurationNode)
- # FIXME: needs an implementation
+ # FIXME: read use clauses
+ # FIXME: read specifications
return cls(configurationNode, name)