aboutsummaryrefslogtreecommitdiffstats
path: root/pyGHDL/dom/Aggregates.py
diff options
context:
space:
mode:
authorPatrick Lehmann <Patrick.Lehmann@plc2.de>2021-08-23 09:02:47 +0200
committerumarcor <unai.martinezcorral@ehu.eus>2021-08-23 16:35:37 +0200
commit8b98e2883b40b00922c9944c2470211ee055a9a5 (patch)
tree05a31686d247ef71cb512ac79643f3a309e72eeb /pyGHDL/dom/Aggregates.py
parent8fb4da723067b2ff99050f9ef9fc0bbd3c835ef4 (diff)
downloadghdl-8b98e2883b40b00922c9944c2470211ee055a9a5.tar.gz
ghdl-8b98e2883b40b00922c9944c2470211ee055a9a5.tar.bz2
ghdl-8b98e2883b40b00922c9944c2470211ee055a9a5.zip
Fixes due to a bug in pyVHDLModel. Name Context was used twice.
Diffstat (limited to 'pyGHDL/dom/Aggregates.py')
-rw-r--r--pyGHDL/dom/Aggregates.py12
1 files changed, 6 insertions, 6 deletions
diff --git a/pyGHDL/dom/Aggregates.py b/pyGHDL/dom/Aggregates.py
index 6ca0734e7..dfaee9a2d 100644
--- a/pyGHDL/dom/Aggregates.py
+++ b/pyGHDL/dom/Aggregates.py
@@ -47,7 +47,7 @@ from pyVHDLModel.SyntaxModel import (
RangedAggregateElement as VHDLModel_RangedAggregateElement,
NamedAggregateElement as VHDLModel_NamedAggregateElement,
OthersAggregateElement as VHDLModel_OthersAggregateElement,
- Expression,
+ ExpressionUnion,
Symbol,
)
from pyGHDL.libghdl._types import Iir
@@ -59,34 +59,34 @@ __all__ = []
@export
class SimpleAggregateElement(VHDLModel_SimpleAggregateElement, DOMMixin):
- def __init__(self, node: Iir, expression: Expression):
+ def __init__(self, node: Iir, expression: ExpressionUnion):
super().__init__(expression)
DOMMixin.__init__(self, node)
@export
class IndexedAggregateElement(VHDLModel_IndexedAggregateElement, DOMMixin):
- def __init__(self, node: Iir, index: Expression, expression: Expression):
+ def __init__(self, node: Iir, index: ExpressionUnion, expression: ExpressionUnion):
super().__init__(index, expression)
DOMMixin.__init__(self, node)
@export
class RangedAggregateElement(VHDLModel_RangedAggregateElement, DOMMixin):
- def __init__(self, node: Iir, rng: Range, expression: Expression):
+ def __init__(self, node: Iir, rng: Range, expression: ExpressionUnion):
super().__init__(rng, expression)
DOMMixin.__init__(self, node)
@export
class NamedAggregateElement(VHDLModel_NamedAggregateElement, DOMMixin):
- def __init__(self, node: Iir, name: Symbol, expression: Expression):
+ def __init__(self, node: Iir, name: Symbol, expression: ExpressionUnion):
super().__init__(name, expression)
DOMMixin.__init__(self, node)
@export
class OthersAggregateElement(VHDLModel_OthersAggregateElement, DOMMixin):
- def __init__(self, node: Iir, expression: Expression):
+ def __init__(self, node: Iir, expression: ExpressionUnion):
super().__init__(expression)
DOMMixin.__init__(self, node)