aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorTristan Gingold <tgingold@free.fr>2019-05-19 18:53:40 +0200
committerTristan Gingold <tgingold@free.fr>2019-05-19 20:34:12 +0200
commit9a183c7b6af43d741c77e419f33ed8e5d48001d1 (patch)
treeb84f02d3486fa584a308dbd7ce31333fb4128d8f
parentbf6e695a130c85a6c17b543329831dd09ae40457 (diff)
downloadghdl-9a183c7b6af43d741c77e419f33ed8e5d48001d1.tar.gz
ghdl-9a183c7b6af43d741c77e419f33ed8e5d48001d1.tar.bz2
ghdl-9a183c7b6af43d741c77e419f33ed8e5d48001d1.zip
dff01: add more tests.
-rw-r--r--testsuite/synth/dff01/dff06.vhdl21
-rw-r--r--testsuite/synth/dff01/dff07.vhdl21
-rwxr-xr-xtestsuite/synth/dff01/testsuite.sh2
3 files changed, 44 insertions, 0 deletions
diff --git a/testsuite/synth/dff01/dff06.vhdl b/testsuite/synth/dff01/dff06.vhdl
new file mode 100644
index 000000000..33f5590a6
--- /dev/null
+++ b/testsuite/synth/dff01/dff06.vhdl
@@ -0,0 +1,21 @@
+library ieee;
+use ieee.std_logic_1164.all;
+
+entity dff06 is
+ port (q : out std_logic;
+ d : std_logic;
+ clk : std_logic);
+end dff06;
+
+architecture behav of dff06 is
+begin
+ process (clk) is
+ variable a, b : std_logic;
+ begin
+ if rising_edge (clk) then
+ q <= b;
+ b := a;
+ a := d;
+ end if;
+ end process;
+end behav;
diff --git a/testsuite/synth/dff01/dff07.vhdl b/testsuite/synth/dff01/dff07.vhdl
new file mode 100644
index 000000000..a90bbc8ab
--- /dev/null
+++ b/testsuite/synth/dff01/dff07.vhdl
@@ -0,0 +1,21 @@
+library ieee;
+use ieee.std_logic_1164.all;
+
+entity dff07 is
+ port (q : out std_logic;
+ d : std_logic;
+ clk : std_logic);
+end dff07;
+
+architecture behav of dff07 is
+begin
+ process (clk) is
+ variable a, b : std_logic;
+ begin
+ if rising_edge (clk) then
+ a := d;
+ b := a;
+ q <= b;
+ end if;
+ end process;
+end behav;
diff --git a/testsuite/synth/dff01/testsuite.sh b/testsuite/synth/dff01/testsuite.sh
index 12c11db33..dc50aa0ff 100755
--- a/testsuite/synth/dff01/testsuite.sh
+++ b/testsuite/synth/dff01/testsuite.sh
@@ -7,6 +7,8 @@ synth dff02.vhdl -e dff02
synth dff03.vhdl -e dff03
synth dff04.vhdl -e dff04
synth dff05.vhdl -e dff05
+synth dff06.vhdl -e dff06
+synth dff07.vhdl -e dff07
clean