diff options
author | Tristan Gingold <tgingold@free.fr> | 2019-11-25 06:51:20 +0100 |
---|---|---|
committer | Tristan Gingold <tgingold@free.fr> | 2019-11-25 06:51:20 +0100 |
commit | 8a2bd07c3f7a3f99aa3cf0017dbba69df28aa1b9 (patch) | |
tree | b4533d3d18aa1d0176bf2ee84574f3d3740d5e15 | |
parent | 0cb817da88bf3ebb0fa524487ffab7c1998dfb7f (diff) | |
download | ghdl-8a2bd07c3f7a3f99aa3cf0017dbba69df28aa1b9.tar.gz ghdl-8a2bd07c3f7a3f99aa3cf0017dbba69df28aa1b9.tar.bz2 ghdl-8a2bd07c3f7a3f99aa3cf0017dbba69df28aa1b9.zip |
testsuite: add a testcase for #264
-rw-r--r-- | testsuite/gna/issue264/ex1_top.vhdl | 24 | ||||
-rwxr-xr-x | testsuite/gna/issue264/testsuite.sh | 7 |
2 files changed, 31 insertions, 0 deletions
diff --git a/testsuite/gna/issue264/ex1_top.vhdl b/testsuite/gna/issue264/ex1_top.vhdl new file mode 100644 index 000000000..c7a268b71 --- /dev/null +++ b/testsuite/gna/issue264/ex1_top.vhdl @@ -0,0 +1,24 @@ +entity ex1_entity is + port ( + X : inout boolean -- std_logic works + ); +end entity; + +architecture a of ex1_entity is +begin +end architecture; + +library IEEE; +use IEEE.std_logic_1164.all; + +entity ex1_top is +end entity; + +architecture a of ex1_top is + signal A : std_logic; +begin + inst : entity work.ex1_entity + port map ( + X => A -- line containing error + ); +end architecture; diff --git a/testsuite/gna/issue264/testsuite.sh b/testsuite/gna/issue264/testsuite.sh new file mode 100755 index 000000000..f3b73761f --- /dev/null +++ b/testsuite/gna/issue264/testsuite.sh @@ -0,0 +1,7 @@ +#! /bin/sh + +. ../../testenv.sh + +analyze_failure ex1_top.vhdl + +echo "Test successful" |