aboutsummaryrefslogtreecommitdiffstats
path: root/include/flash.h
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2022-05-28 16:48:26 +0200
committerNico Huber <nico.h@gmx.de>2022-06-20 16:36:20 +0000
commitf6d702e2d09f604830070fc0079374955481be5d (patch)
tree506d2cccec587cc64278e956c554fb9201bf324a /include/flash.h
parent7db2baa77d41c3a74449a3f2b907025f69b776b9 (diff)
downloadflashrom-f6d702e2d09f604830070fc0079374955481be5d.tar.gz
flashrom-f6d702e2d09f604830070fc0079374955481be5d.tar.bz2
flashrom-f6d702e2d09f604830070fc0079374955481be5d.zip
spi25_statusreg: Allow WRSR_EXT for Status Register 3
Spansion flash chips S25FL128L and S25FL256L use the WRSR instruction to write more than 2 registers. So align SR2 and SR3 support: The current FEATURE_WRSR_EXT is renamed to FEATURE_WRSR_EXT2 and FEATURE_WRSR_EXT3 is added. Also, WRSR3 needs a separate flag now. Verified that FEATURE_WRSR_EXT2 still works using the `dummy_flasher`. Signed-off-by: Nico Huber <nico.h@gmx.de> Change-Id: Ibdfc6eb3d2cfecbf8da0493d067031ddb079a094 Reviewed-on: https://review.coreboot.org/c/flashrom/+/64746 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nikolai Artemiev <nartemiev@google.com> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Thomas Heijligen <src@posteo.de>
Diffstat (limited to 'include/flash.h')
-rw-r--r--include/flash.h4
1 files changed, 3 insertions, 1 deletions
diff --git a/include/flash.h b/include/flash.h
index da238471..4fa59492 100644
--- a/include/flash.h
+++ b/include/flash.h
@@ -143,8 +143,10 @@ enum write_granularity {
#define FEATURE_ERASED_ZERO (1 << 17)
#define FEATURE_NO_ERASE (1 << 18)
-#define FEATURE_WRSR_EXT (1 << 19)
+#define FEATURE_WRSR_EXT2 (1 << 19)
#define FEATURE_WRSR2 (1 << 20)
+#define FEATURE_WRSR_EXT3 ((1 << 21) | FEATURE_WRSR_EXT2)
+#define FEATURE_WRSR3 (1 << 22)
#define ERASED_VALUE(flash) (((flash)->chip->feature_bits & FEATURE_ERASED_ZERO) ? 0x00 : 0xff)