diff options
| author | Theodore Ateba <tf.ateba@gmail.com> | 2017-12-21 09:16:17 +0000 |
|---|---|---|
| committer | Theodore Ateba <tf.ateba@gmail.com> | 2017-12-21 09:16:17 +0000 |
| commit | 2bd9de7041c034ba43bd1e171fb0692a13697eee (patch) | |
| tree | 2db9e070d931375bfc5a4745f52416d47ca3da45 /testhal/AVR | |
| parent | e3f12486f060b88043ff92736e2cd45c2dda5f5b (diff) | |
| download | ChibiOS-2bd9de7041c034ba43bd1e171fb0692a13697eee.tar.gz ChibiOS-2bd9de7041c034ba43bd1e171fb0692a13697eee.tar.bz2 ChibiOS-2bd9de7041c034ba43bd1e171fb0692a13697eee.zip | |
AVR: Update all configuration files of testhal to avoid the error CH_DBG_TRACE_MASK not defined in chconf.h
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11155 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'testhal/AVR')
| -rw-r--r-- | testhal/AVR/MEGA/ADC/chconf.h | 2 | ||||
| -rw-r--r-- | testhal/AVR/MEGA/EXT/chconf.h | 2 | ||||
| -rw-r--r-- | testhal/AVR/MEGA/GPT/chconf.h | 2 | ||||
| -rw-r--r-- | testhal/AVR/MEGA/I2C/chconf.h | 2 | ||||
| -rw-r--r-- | testhal/AVR/MEGA/ICU/chconf.h | 2 | ||||
| -rw-r--r-- | testhal/AVR/MEGA/PWM/chconf.h | 2 | ||||
| -rw-r--r-- | testhal/AVR/MEGA/SPI/chconf.h | 2 |
7 files changed, 7 insertions, 7 deletions
diff --git a/testhal/AVR/MEGA/ADC/chconf.h b/testhal/AVR/MEGA/ADC/chconf.h index 2f9f210f3..051c43f30 100644 --- a/testhal/AVR/MEGA/ADC/chconf.h +++ b/testhal/AVR/MEGA/ADC/chconf.h @@ -430,7 +430,7 @@ *
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/EXT/chconf.h b/testhal/AVR/MEGA/EXT/chconf.h index 2f9f210f3..051c43f30 100644 --- a/testhal/AVR/MEGA/EXT/chconf.h +++ b/testhal/AVR/MEGA/EXT/chconf.h @@ -430,7 +430,7 @@ *
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/GPT/chconf.h b/testhal/AVR/MEGA/GPT/chconf.h index 2f9f210f3..051c43f30 100644 --- a/testhal/AVR/MEGA/GPT/chconf.h +++ b/testhal/AVR/MEGA/GPT/chconf.h @@ -430,7 +430,7 @@ *
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/I2C/chconf.h b/testhal/AVR/MEGA/I2C/chconf.h index 2f9f210f3..051c43f30 100644 --- a/testhal/AVR/MEGA/I2C/chconf.h +++ b/testhal/AVR/MEGA/I2C/chconf.h @@ -430,7 +430,7 @@ *
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/ICU/chconf.h b/testhal/AVR/MEGA/ICU/chconf.h index 2f9f210f3..051c43f30 100644 --- a/testhal/AVR/MEGA/ICU/chconf.h +++ b/testhal/AVR/MEGA/ICU/chconf.h @@ -430,7 +430,7 @@ *
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/PWM/chconf.h b/testhal/AVR/MEGA/PWM/chconf.h index 2f9f210f3..051c43f30 100644 --- a/testhal/AVR/MEGA/PWM/chconf.h +++ b/testhal/AVR/MEGA/PWM/chconf.h @@ -430,7 +430,7 @@ *
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/SPI/chconf.h b/testhal/AVR/MEGA/SPI/chconf.h index 2f9f210f3..051c43f30 100644 --- a/testhal/AVR/MEGA/SPI/chconf.h +++ b/testhal/AVR/MEGA/SPI/chconf.h @@ -430,7 +430,7 @@ *
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
|