aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
-rw-r--r--testhal/AVR/MEGA/ADC/chconf.h2
-rw-r--r--testhal/AVR/MEGA/EXT/chconf.h2
-rw-r--r--testhal/AVR/MEGA/GPT/chconf.h2
-rw-r--r--testhal/AVR/MEGA/I2C/chconf.h2
-rw-r--r--testhal/AVR/MEGA/ICU/chconf.h2
-rw-r--r--testhal/AVR/MEGA/PWM/chconf.h2
-rw-r--r--testhal/AVR/MEGA/SPI/chconf.h2
7 files changed, 7 insertions, 7 deletions
diff --git a/testhal/AVR/MEGA/ADC/chconf.h b/testhal/AVR/MEGA/ADC/chconf.h
index 2f9f210f3..051c43f30 100644
--- a/testhal/AVR/MEGA/ADC/chconf.h
+++ b/testhal/AVR/MEGA/ADC/chconf.h
@@ -430,7 +430,7 @@
*
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/EXT/chconf.h b/testhal/AVR/MEGA/EXT/chconf.h
index 2f9f210f3..051c43f30 100644
--- a/testhal/AVR/MEGA/EXT/chconf.h
+++ b/testhal/AVR/MEGA/EXT/chconf.h
@@ -430,7 +430,7 @@
*
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/GPT/chconf.h b/testhal/AVR/MEGA/GPT/chconf.h
index 2f9f210f3..051c43f30 100644
--- a/testhal/AVR/MEGA/GPT/chconf.h
+++ b/testhal/AVR/MEGA/GPT/chconf.h
@@ -430,7 +430,7 @@
*
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/I2C/chconf.h b/testhal/AVR/MEGA/I2C/chconf.h
index 2f9f210f3..051c43f30 100644
--- a/testhal/AVR/MEGA/I2C/chconf.h
+++ b/testhal/AVR/MEGA/I2C/chconf.h
@@ -430,7 +430,7 @@
*
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/ICU/chconf.h b/testhal/AVR/MEGA/ICU/chconf.h
index 2f9f210f3..051c43f30 100644
--- a/testhal/AVR/MEGA/ICU/chconf.h
+++ b/testhal/AVR/MEGA/ICU/chconf.h
@@ -430,7 +430,7 @@
*
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/PWM/chconf.h b/testhal/AVR/MEGA/PWM/chconf.h
index 2f9f210f3..051c43f30 100644
--- a/testhal/AVR/MEGA/PWM/chconf.h
+++ b/testhal/AVR/MEGA/PWM/chconf.h
@@ -430,7 +430,7 @@
*
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.
diff --git a/testhal/AVR/MEGA/SPI/chconf.h b/testhal/AVR/MEGA/SPI/chconf.h
index 2f9f210f3..051c43f30 100644
--- a/testhal/AVR/MEGA/SPI/chconf.h
+++ b/testhal/AVR/MEGA/SPI/chconf.h
@@ -430,7 +430,7 @@
*
* @note The default is @p FALSE.
*/
-#define CH_DBG_ENABLE_TRACE CH_DBG_TRACE_MASK_DISABLED
+#define CH_DBG_TRACE_MASK CH_DBG_TRACE_MASK_DISABLED
/**
* @brief Trace buffer entries.