aboutsummaryrefslogtreecommitdiffstats
path: root/os/hal/boards/ST_STM32F429I_DISCOVERY/board.h
diff options
context:
space:
mode:
authorGiovanni Di Sirio <gdisirio@gmail.com>2015-04-05 10:14:51 +0000
committerGiovanni Di Sirio <gdisirio@gmail.com>2015-04-05 10:14:51 +0000
commit2381a7019072f8f6983f323a2bc0913ac115aed3 (patch)
tree86418ad601fa8bd20549736d93ea4b4fc46b537d /os/hal/boards/ST_STM32F429I_DISCOVERY/board.h
parent60d63e9970553058597fd78941a7fa0ecb4f374b (diff)
downloadChibiOS-2381a7019072f8f6983f323a2bc0913ac115aed3.tar.gz
ChibiOS-2381a7019072f8f6983f323a2bc0913ac115aed3.tar.bz2
ChibiOS-2381a7019072f8f6983f323a2bc0913ac115aed3.zip
Board files regenerated with the updated tool. Fixed some errors in demos.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@7854 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'os/hal/boards/ST_STM32F429I_DISCOVERY/board.h')
-rw-r--r--os/hal/boards/ST_STM32F429I_DISCOVERY/board.h318
1 files changed, 159 insertions, 159 deletions
diff --git a/os/hal/boards/ST_STM32F429I_DISCOVERY/board.h b/os/hal/boards/ST_STM32F429I_DISCOVERY/board.h
index 0915d70d0..d3e981f53 100644
--- a/os/hal/boards/ST_STM32F429I_DISCOVERY/board.h
+++ b/os/hal/boards/ST_STM32F429I_DISCOVERY/board.h
@@ -33,18 +33,18 @@
* NOTE: LSE not fitted.
*/
#if !defined(STM32_LSECLK)
-#define STM32_LSECLK 0
+#define STM32_LSECLK 0U
#endif
#if !defined(STM32_HSECLK)
-#define STM32_HSECLK 8000000
+#define STM32_HSECLK 8000000U
#endif
/*
* Board voltages.
* Required for performance limits calculation.
*/
-#define STM32_VDD 300
+#define STM32_VDD 300U
/*
* MCU type as defined in the ST header.
@@ -54,180 +54,180 @@
/*
* IO pins assignments.
*/
-#define GPIOA_BUTTON 0
-#define GPIOA_MEMS_INT1 1
-#define GPIOA_MEMS_INT2 2
-#define GPIOA_LCD_B5 3
-#define GPIOA_LCD_VSYNC 4
-#define GPIOA_PIN5 5
-#define GPIOA_LCD_G2 6
-#define GPIOA_ACP_RST 7
-#define GPIOA_I2C3_SCL 8
-#define GPIOA_PIN9 9
-#define GPIOA_PIN10 10
-#define GPIOA_LCD_R4 11
-#define GPIOA_LCD_R5 12
-#define GPIOA_SWDIO 13
-#define GPIOA_SWCLK 14
-#define GPIOA_TP_INT 15
+#define GPIOA_BUTTON 0U
+#define GPIOA_MEMS_INT1 1U
+#define GPIOA_MEMS_INT2 2U
+#define GPIOA_LCD_B5 3U
+#define GPIOA_LCD_VSYNC 4U
+#define GPIOA_PIN5 5U
+#define GPIOA_LCD_G2 6U
+#define GPIOA_ACP_RST 7U
+#define GPIOA_I2C3_SCL 8U
+#define GPIOA_PIN9 9U
+#define GPIOA_PIN10 10U
+#define GPIOA_LCD_R4 11U
+#define GPIOA_LCD_R5 12U
+#define GPIOA_SWDIO 13U
+#define GPIOA_SWCLK 14U
+#define GPIOA_TP_INT 15U
-#define GPIOB_LCD_R3 0
-#define GPIOB_LCD_R6 1
-#define GPIOB_BOOT1 2
-#define GPIOB_SWO 3
-#define GPIOB_PIN4 4
-#define GPIOB_FMC_SDCKE1 5
-#define GPIOB_FMC_SDNE1 6
-#define GPIOB_PIN7 7
-#define GPIOB_LCD_B6 8
-#define GPIOB_LCD_B7 9
-#define GPIOB_LCD_G4 10
-#define GPIOB_LCD_G5 11
-#define GPIOB_OTG_HS_ID 12
-#define GPIOB_OTG_HS_VBUS 13
-#define GPIOB_OTG_HS_DM 14
-#define GPIOB_OTG_HS_DP 15
+#define GPIOB_LCD_R3 0U
+#define GPIOB_LCD_R6 1U
+#define GPIOB_BOOT1 2U
+#define GPIOB_SWO 3U
+#define GPIOB_PIN4 4U
+#define GPIOB_FMC_SDCKE1 5U
+#define GPIOB_FMC_SDNE1 6U
+#define GPIOB_PIN7 7U
+#define GPIOB_LCD_B6 8U
+#define GPIOB_LCD_B7 9U
+#define GPIOB_LCD_G4 10U
+#define GPIOB_LCD_G5 11U
+#define GPIOB_OTG_HS_ID 12U
+#define GPIOB_OTG_HS_VBUS 13U
+#define GPIOB_OTG_HS_DM 14U
+#define GPIOB_OTG_HS_DP 15U
-#define GPIOC_FMC_SDNWE 0
-#define GPIOC_SPI5_MEMS_CS 1
-#define GPIOC_SPI5_LCD_CS 2
-#define GPIOC_PIN3 3
-#define GPIOC_OTG_HS_PSO 4
-#define GPIOC_OTG_HS_OC 5
-#define GPIOC_LCD_HSYNC 6
-#define GPIOC_LCD_G6 7
-#define GPIOC_PIN8 8
-#define GPIOC_I2C3_SDA 9
-#define GPIOC_LCD_R2 10
-#define GPIOC_PIN11 11
-#define GPIOC_PIN12 12
-#define GPIOC_PIN13 13
-#define GPIOC_OSC32_IN 14
-#define GPIOC_OSC32_OUT 15
+#define GPIOC_FMC_SDNWE 0U
+#define GPIOC_SPI5_MEMS_CS 1U
+#define GPIOC_SPI5_LCD_CS 2U
+#define GPIOC_PIN3 3U
+#define GPIOC_OTG_HS_PSO 4U
+#define GPIOC_OTG_HS_OC 5U
+#define GPIOC_LCD_HSYNC 6U
+#define GPIOC_LCD_G6 7U
+#define GPIOC_PIN8 8U
+#define GPIOC_I2C3_SDA 9U
+#define GPIOC_LCD_R2 10U
+#define GPIOC_PIN11 11U
+#define GPIOC_PIN12 12U
+#define GPIOC_PIN13 13U
+#define GPIOC_OSC32_IN 14U
+#define GPIOC_OSC32_OUT 15U
-#define GPIOD_FMC_D2 0
-#define GPIOD_FMC_D3 1
-#define GPIOD_PIN2 2
-#define GPIOD_LCD_G7 3
-#define GPIOD_PIN4 4
-#define GPIOD_PIN5 5
-#define GPIOD_LCD_B2 6
-#define GPIOD_PIN7 7
-#define GPIOD_FMC_D13 8
-#define GPIOD_FMC_D14 9
-#define GPIOD_FMC_D15 10
-#define GPIOD_LCD_TE 11
-#define GPIOD_LCD_RDX 12
-#define GPIOD_LCD_WRX 13
-#define GPIOD_FMC_D0 14
-#define GPIOD_FMC_D1 15
+#define GPIOD_FMC_D2 0U
+#define GPIOD_FMC_D3 1U
+#define GPIOD_PIN2 2U
+#define GPIOD_LCD_G7 3U
+#define GPIOD_PIN4 4U
+#define GPIOD_PIN5 5U
+#define GPIOD_LCD_B2 6U
+#define GPIOD_PIN7 7U
+#define GPIOD_FMC_D13 8U
+#define GPIOD_FMC_D14 9U
+#define GPIOD_FMC_D15 10U
+#define GPIOD_LCD_TE 11U
+#define GPIOD_LCD_RDX 12U
+#define GPIOD_LCD_WRX 13U
+#define GPIOD_FMC_D0 14U
+#define GPIOD_FMC_D1 15U
-#define GPIOE_FMC_NBL0 0
-#define GPIOE_FMC_NBL1 1
-#define GPIOE_PIN2 2
-#define GPIOE_PIN3 3
-#define GPIOE_PIN4 4
-#define GPIOE_PIN5 5
-#define GPIOE_PIN6 6
-#define GPIOE_FMC_D4 7
-#define GPIOE_FMC_D5 8
-#define GPIOE_FMC_D6 9
-#define GPIOE_FMC_D7 10
-#define GPIOE_FMC_D8 11
-#define GPIOE_FMC_D9 12
-#define GPIOE_FMC_D10 13
-#define GPIOE_FMC_D11 14
-#define GPIOE_FMC_D12 15
+#define GPIOE_FMC_NBL0 0U
+#define GPIOE_FMC_NBL1 1U
+#define GPIOE_PIN2 2U
+#define GPIOE_PIN3 3U
+#define GPIOE_PIN4 4U
+#define GPIOE_PIN5 5U
+#define GPIOE_PIN6 6U
+#define GPIOE_FMC_D4 7U
+#define GPIOE_FMC_D5 8U
+#define GPIOE_FMC_D6 9U
+#define GPIOE_FMC_D7 10U
+#define GPIOE_FMC_D8 11U
+#define GPIOE_FMC_D9 12U
+#define GPIOE_FMC_D10 13U
+#define GPIOE_FMC_D11 14U
+#define GPIOE_FMC_D12 15U
-#define GPIOF_FMC_A0 0
-#define GPIOF_FMC_A1 1
-#define GPIOF_FMC_A2 2
-#define GPIOF_FMC_A3 3
-#define GPIOF_FMC_A4 4
-#define GPIOF_FMC_A5 5
-#define GPIOF_PIN6 6
-#define GPIOF_LCD_DCX 7
-#define GPIOF_SPI5_MISO 8
-#define GPIOF_SPI5_MOSI 9
-#define GPIOF_LCD_DE 10
-#define GPIOF_FMC_SDNRAS 11
-#define GPIOF_FMC_A6 12
-#define GPIOF_FMC_A7 13
-#define GPIOF_FMC_A8 14
-#define GPIOF_FMC_A9 15
+#define GPIOF_FMC_A0 0U
+#define GPIOF_FMC_A1 1U
+#define GPIOF_FMC_A2 2U
+#define GPIOF_FMC_A3 3U
+#define GPIOF_FMC_A4 4U
+#define GPIOF_FMC_A5 5U
+#define GPIOF_PIN6 6U
+#define GPIOF_LCD_DCX 7U
+#define GPIOF_SPI5_MISO 8U
+#define GPIOF_SPI5_MOSI 9U
+#define GPIOF_LCD_DE 10U
+#define GPIOF_FMC_SDNRAS 11U
+#define GPIOF_FMC_A6 12U
+#define GPIOF_FMC_A7 13U
+#define GPIOF_FMC_A8 14U
+#define GPIOF_FMC_A9 15U
-#define GPIOG_FMC_A10 0
-#define GPIOG_FMC_A11 1
-#define GPIOG_PIN2 2
-#define GPIOG_PIN3 3
-#define GPIOG_FMC_BA0 4
-#define GPIOG_FMC_BA1 5
-#define GPIOG_LCD_R7 6
-#define GPIOG_LCD_CLK 7
-#define GPIOG_FMC_SDCLK 8
-#define GPIOG_PIN9 9
-#define GPIOG_LCD_G3 10
-#define GPIOG_LCD_B3 11
-#define GPIOG_LCD_B4 12
-#define GPIOG_LED3_GREEN 13
-#define GPIOG_LED4_RED 14
-#define GPIOG_FMC_SDNCAS 15
+#define GPIOG_FMC_A10 0U
+#define GPIOG_FMC_A11 1U
+#define GPIOG_PIN2 2U
+#define GPIOG_PIN3 3U
+#define GPIOG_FMC_BA0 4U
+#define GPIOG_FMC_BA1 5U
+#define GPIOG_LCD_R7 6U
+#define GPIOG_LCD_CLK 7U
+#define GPIOG_FMC_SDCLK 8U
+#define GPIOG_PIN9 9U
+#define GPIOG_LCD_G3 10U
+#define GPIOG_LCD_B3 11U
+#define GPIOG_LCD_B4 12U
+#define GPIOG_LED3_GREEN 13U
+#define GPIOG_LED4_RED 14U
+#define GPIOG_FMC_SDNCAS 15U
-#define GPIOH_OSC_IN 0
-#define GPIOH_OSC_OUT 1
-#define GPIOH_PIN2 2
-#define GPIOH_PIN3 3
-#define GPIOH_PIN4 4
-#define GPIOH_PIN5 5
-#define GPIOH_PIN6 6
-#define GPIOH_PIN7 7
-#define GPIOH_PIN8 8
-#define GPIOH_PIN9 9
-#define GPIOH_PIN10 10
-#define GPIOH_PIN11 11
-#define GPIOH_PIN12 12
-#define GPIOH_PIN13 13
-#define GPIOH_PIN14 14
-#define GPIOH_PIN15 15
+#define GPIOH_OSC_IN 0U
+#define GPIOH_OSC_OUT 1U
+#define GPIOH_PIN2 2U
+#define GPIOH_PIN3 3U
+#define GPIOH_PIN4 4U
+#define GPIOH_PIN5 5U
+#define GPIOH_PIN6 6U
+#define GPIOH_PIN7 7U
+#define GPIOH_PIN8 8U
+#define GPIOH_PIN9 9U
+#define GPIOH_PIN10 10U
+#define GPIOH_PIN11 11U
+#define GPIOH_PIN12 12U
+#define GPIOH_PIN13 13U
+#define GPIOH_PIN14 14U
+#define GPIOH_PIN15 15U
-#define GPIOI_PIN0 0
-#define GPIOI_PIN1 1
-#define GPIOI_PIN2 2
-#define GPIOI_PIN3 3
-#define GPIOI_PIN4 4
-#define GPIOI_PIN5 5
-#define GPIOI_PIN6 6
-#define GPIOI_PIN7 7
-#define GPIOI_PIN8 8
-#define GPIOI_PIN9 9
-#define GPIOI_PIN10 10
-#define GPIOI_PIN11 11
-#define GPIOI_PIN12 12
-#define GPIOI_PIN13 13
-#define GPIOI_PIN14 14
-#define GPIOI_PIN15 15
+#define GPIOI_PIN0 0U
+#define GPIOI_PIN1 1U
+#define GPIOI_PIN2 2U
+#define GPIOI_PIN3 3U
+#define GPIOI_PIN4 4U
+#define GPIOI_PIN5 5U
+#define GPIOI_PIN6 6U
+#define GPIOI_PIN7 7U
+#define GPIOI_PIN8 8U
+#define GPIOI_PIN9 9U
+#define GPIOI_PIN10 10U
+#define GPIOI_PIN11 11U
+#define GPIOI_PIN12 12U
+#define GPIOI_PIN13 13U
+#define GPIOI_PIN14 14U
+#define GPIOI_PIN15 15U
/*
* I/O ports initial setup, this configuration is established soon after reset
* in the initialization code.
* Please refer to the STM32 Reference Manual for details.
*/
-#define PIN_MODE_INPUT(n) (0U << ((n) * 2))
-#define PIN_MODE_OUTPUT(n) (1U << ((n) * 2))
-#define PIN_MODE_ALTERNATE(n) (2U << ((n) * 2))
-#define PIN_MODE_ANALOG(n) (3U << ((n) * 2))
+#define PIN_MODE_INPUT(n) (0U << ((n) * 2U))
+#define PIN_MODE_OUTPUT(n) (1U << ((n) * 2U))
+#define PIN_MODE_ALTERNATE(n) (2U << ((n) * 2U))
+#define PIN_MODE_ANALOG(n) (3U << ((n) * 2U))
#define PIN_ODR_LOW(n) (0U << (n))
#define PIN_ODR_HIGH(n) (1U << (n))
#define PIN_OTYPE_PUSHPULL(n) (0U << (n))
#define PIN_OTYPE_OPENDRAIN(n) (1U << (n))
-#define PIN_OSPEED_2M(n) (0U << ((n) * 2))
-#define PIN_OSPEED_25M(n) (1U << ((n) * 2))
-#define PIN_OSPEED_50M(n) (2U << ((n) * 2))
-#define PIN_OSPEED_100M(n) (3U << ((n) * 2))
-#define PIN_PUPDR_FLOATING(n) (0U << ((n) * 2))
-#define PIN_PUPDR_PULLUP(n) (1U << ((n) * 2))
-#define PIN_PUPDR_PULLDOWN(n) (2U << ((n) * 2))
-#define PIN_AFIO_AF(n, v) ((v##U) << (((n) % 8) * 4))
+#define PIN_OSPEED_2M(n) (0U << ((n) * 2U))
+#define PIN_OSPEED_25M(n) (1U << ((n) * 2U))
+#define PIN_OSPEED_50M(n) (2U << ((n) * 2U))
+#define PIN_OSPEED_100M(n) (3U << ((n) * 2U))
+#define PIN_PUPDR_FLOATING(n) (0U << ((n) * 2U))
+#define PIN_PUPDR_PULLUP(n) (1U << ((n) * 2U))
+#define PIN_PUPDR_PULLDOWN(n) (2U << ((n) * 2U))
+#define PIN_AFIO_AF(n, v) ((v) << (((n) % 8U) * 4U))
/*
* GPIOA setup: