aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/mediatek/files-5.15/drivers
Commit message (Expand)AuthorAgeFilesLines
* mediatek: filogic: improve pinctrl driversDaniel Golle2023-09-042-31/+32
* mediatek: filogic: mt7988: mark RTC clock as criticalDaniel Golle2023-08-131-1/+8
* mediatek: filogic: restore non-const type in pinctrl-mt7988 driverDaniel Golle2023-08-071-17/+17
* mediatek: filogic: sync pinctrl-mt7988 with MediaTek SDKDaniel Golle2023-08-071-115/+300
* mediatek: use backported Ethernet PHY driver also for 5.15Daniel Golle2023-07-131-1263/+0
* mediatek: sync MT7986 device trees with upstreamDaniel Golle2023-06-091-1/+1
* mediatek: add driver for built-in 2.5G Ethernet PHYDaniel Golle2023-05-241-0/+262
* mediatek: update pending SoC Ethernet PHY driverDaniel Golle2023-05-241-0/+1263
* mediatek: add mt7988 pinctrl driver supportSam Shih2023-05-241-0/+1281
* mediatek: add mt7988 clock drivers supportSam Shih2023-05-244-0/+1333
* mediatek: sync pinctrl-mt7981 and pinctrl-mt7986 driversDaniel Golle2023-04-132-25/+150
* mediatek: backport pinctrl driver for MT7981 SoCDaniel Golle2023-03-271-0/+993
* mediatek: backport clk driver for MT7981 SoCDaniel Golle2023-03-274-0/+926
* mediatek: filogic: consolidate adc '32k' clockDaniel Golle2022-10-201-1/+1
* mediatek: add mt7986 soc support to the targetSam Shih2022-08-285-0/+1731
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-24 11:27:24 +0000