aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ath79/dts/qca9533_mikrotik_routerboard-95x.dtsi
diff options
context:
space:
mode:
Diffstat (limited to 'target/linux/ath79/dts/qca9533_mikrotik_routerboard-95x.dtsi')
-rw-r--r--target/linux/ath79/dts/qca9533_mikrotik_routerboard-95x.dtsi98
1 files changed, 98 insertions, 0 deletions
diff --git a/target/linux/ath79/dts/qca9533_mikrotik_routerboard-95x.dtsi b/target/linux/ath79/dts/qca9533_mikrotik_routerboard-95x.dtsi
new file mode 100644
index 0000000000..79c9f44d32
--- /dev/null
+++ b/target/linux/ath79/dts/qca9533_mikrotik_routerboard-95x.dtsi
@@ -0,0 +1,98 @@
+// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
+
+#include "qca9533_mikrotik_routerboard-16m.dtsi"
+
+/ {
+ aliases {
+ led-boot = &led_user;
+ led-failsafe = &led_user;
+ led-running = &led_user;
+ led-upgrade = &led_user;
+ };
+
+ leds {
+ compatible = "gpio-leds";
+
+ led_user: user {
+ label = "green:user";
+ gpios = <&gpio 4 GPIO_ACTIVE_HIGH>;
+ };
+
+ port1 {
+ label = "green:port1";
+ gpios = <&gpio_ext 0 GPIO_ACTIVE_LOW>;
+ };
+
+ port2 {
+ label = "green:port2";
+ gpios = <&gpio_ext 1 GPIO_ACTIVE_LOW>;
+ };
+
+ port3 {
+ label = "green:port3";
+ gpios = <&gpio_ext 2 GPIO_ACTIVE_LOW>;
+ };
+
+ port4 {
+ label = "green:port4";
+ gpios = <&gpio_ext 3 GPIO_ACTIVE_LOW>;
+ };
+
+ port5 {
+ label = "green:port5";
+ gpios = <&gpio_ext 4 GPIO_ACTIVE_LOW>;
+ };
+
+ };
+
+ gpio-export {
+ compatible = "gpio-export";
+
+ usb_power {
+ gpio-export,name = "usb-power";
+ gpio-export,output = <1>;
+ gpios = <&gpio_ext 5 GPIO_ACTIVE_LOW>;
+ };
+
+ enable_poe_port5 {
+ gpio-export,name = "enable-poe:port5";
+ gpio-export,output = <0>;
+ gpios = <&gpio 14 GPIO_ACTIVE_HIGH>;
+ };
+ };
+};
+
+&spi {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pin_spi_cs1>;
+
+ gpio_ext: gpio_ext@1 {
+ compatible = "fairchild,74hc595";
+ reg = <1>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ registers-number = <1>;
+ spi-max-frequency = <25000000>;
+ };
+};
+
+
+&pinmux {
+ pin_spi_cs1: pinmux_spi_cs1 {
+ pinctrl-single,bits = <0x8 0x0a000000 0xff000000>;
+ };
+};
+
+&eth0 {
+ status = "okay";
+
+ phy-handle = <&swphy4>;
+};
+
+&usb0 {
+ status = "okay";
+};
+
+&usb_phy {
+ status = "okay";
+};