aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ramips/dts/mt7628an_wrtnode_wrtnode2.dtsi
diff options
context:
space:
mode:
authorSungbo Eo <mans0n@gorani.run>2020-01-01 21:34:10 +0900
committerAdrian Schmutzler <freifunk@adrianschmutzler.de>2020-01-18 12:00:29 +0100
commit7a387bf9a0d73f7c581e2c9aeae6476588100e2c (patch)
treeb06786ab8995f695a18e457c9a1287f0076e5bcf /target/linux/ramips/dts/mt7628an_wrtnode_wrtnode2.dtsi
parentd3c0a944059bb0d45c3b56278249100258378b0c (diff)
downloadupstream-7a387bf9a0d73f7c581e2c9aeae6476588100e2c.tar.gz
upstream-7a387bf9a0d73f7c581e2c9aeae6476588100e2c.tar.bz2
upstream-7a387bf9a0d73f7c581e2c9aeae6476588100e2c.zip
ramips: mt76x8: fix bogus mediatek,portmap
mt76x8 uses esw_rt3050 driver, which does not accept mediatek,portmap with string values. Convert the strings to integers to make it work. According to its switch setup, WRTnode 2P/2R have a WAN port at port 0, so the correct value should be 0x3e. tplink_8m.dtsi uses "llllw", but it does not match switch setups of any device using the DTSI. Remove it from the DTSI and add correct value to DTS for each device. These devices have a WAN port at port 0. Set the value to 0x3e. - tplink,archer-c20-v4 - tplink,archer-c50-v3 - tplink,tl-mr3420-v5 - tplink,tl-wr840n-v4 - tplink,tl-wr841n-v13 - tplink,tl-wr842n-v5 These devices have only one ethernet port. They don't need portmap setting. - tplink,tl-wa801nd-v5 - tplink,tl-wr802n-v4 - tplink,tl-wr902ac-v3 Signed-off-by: Sungbo Eo <mans0n@gorani.run>
Diffstat (limited to 'target/linux/ramips/dts/mt7628an_wrtnode_wrtnode2.dtsi')
-rw-r--r--target/linux/ramips/dts/mt7628an_wrtnode_wrtnode2.dtsi5
1 files changed, 4 insertions, 1 deletions
diff --git a/target/linux/ramips/dts/mt7628an_wrtnode_wrtnode2.dtsi b/target/linux/ramips/dts/mt7628an_wrtnode_wrtnode2.dtsi
index 206da8b168..89b37f6b37 100644
--- a/target/linux/ramips/dts/mt7628an_wrtnode_wrtnode2.dtsi
+++ b/target/linux/ramips/dts/mt7628an_wrtnode_wrtnode2.dtsi
@@ -71,7 +71,10 @@
&ethernet {
mtd-mac-address = <&factory 0x4>;
- mediatek,portmap = "llllw";
+};
+
+&esw {
+ mediatek,portmap = <0x3e>;
};
&sdhci {