aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/ar71xx/patches-4.4/920-usb-chipidea-AR933x-platform-support.patch
diff options
context:
space:
mode:
authorMathias Kresin <dev@kresin.me>2017-03-30 22:01:09 +0200
committerMathias Kresin <dev@kresin.me>2017-06-24 22:36:38 +0200
commit0605b15be405ddaf9499e02f4b5a59ba406d2ccd (patch)
tree0427a40d591ae014d1e9ae77fc08c88b72113754 /target/linux/ar71xx/patches-4.4/920-usb-chipidea-AR933x-platform-support.patch
parent8e0d7d6574139e1ab4f99926e2cd09f6959d1073 (diff)
downloadupstream-0605b15be405ddaf9499e02f4b5a59ba406d2ccd.tar.gz
upstream-0605b15be405ddaf9499e02f4b5a59ba406d2ccd.tar.bz2
upstream-0605b15be405ddaf9499e02f4b5a59ba406d2ccd.zip
ar71xx: add AR724x PCIe init fixes
Add upstream send AR724x PCIe patches to get the PCIe controller out of reset during driver init. The AVM Fritz 300E bootloader doesn't take care of releasing the different PCIe controller related resets which causes an endless hang as soon as either the PCIE Reset register (0x180f0018) or the PCI Application Control register (0x180f0000) is read from. Signed-off-by: Mathias Kresin <dev@kresin.me>
Diffstat (limited to 'target/linux/ar71xx/patches-4.4/920-usb-chipidea-AR933x-platform-support.patch')
-rw-r--r--target/linux/ar71xx/patches-4.4/920-usb-chipidea-AR933x-platform-support.patch4
1 files changed, 2 insertions, 2 deletions
diff --git a/target/linux/ar71xx/patches-4.4/920-usb-chipidea-AR933x-platform-support.patch b/target/linux/ar71xx/patches-4.4/920-usb-chipidea-AR933x-platform-support.patch
index 1aa4120624..1a78af0779 100644
--- a/target/linux/ar71xx/patches-4.4/920-usb-chipidea-AR933x-platform-support.patch
+++ b/target/linux/ar71xx/patches-4.4/920-usb-chipidea-AR933x-platform-support.patch
@@ -1,6 +1,6 @@
--- a/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
+++ b/arch/mips/include/asm/mach-ath79/ar71xx_regs.h
-@@ -656,6 +656,7 @@
+@@ -659,6 +659,7 @@
#define AR933X_BOOTSTRAP_MDIO_GPIO_EN BIT(18)
#define AR933X_BOOTSTRAP_EEPBUSY BIT(4)
@@ -8,7 +8,7 @@
#define AR933X_BOOTSTRAP_REF_CLK_40 BIT(0)
#define AR934X_BOOTSTRAP_SW_OPTION8 BIT(23)
-@@ -685,6 +686,8 @@
+@@ -688,6 +689,8 @@
#define QCA956X_BOOTSTRAP_REF_CLK_40 BIT(2)