diff options
author | John Crispin <blogic@openwrt.org> | 2013-12-13 10:53:34 +0000 |
---|---|---|
committer | John Crispin <blogic@openwrt.org> | 2013-12-13 10:53:34 +0000 |
commit | 490134a16728228ee67880f01402d0f92a823872 (patch) | |
tree | 39b2da9ffed609ea19d00804cab95a4cbbf80080 /target/linux/ramips/patches-3.10/0501-MIPS-increase-GIC_INTR_MAX.patch | |
parent | d6864eb56d397a59b4172e2f78cae2a243ece1c0 (diff) | |
download | master-187ad058-490134a16728228ee67880f01402d0f92a823872.tar.gz master-187ad058-490134a16728228ee67880f01402d0f92a823872.tar.bz2 master-187ad058-490134a16728228ee67880f01402d0f92a823872.zip |
ralink: add mt7621 support
there are still various missing pieces for full support.
Signed-off-by: John Crispin <blogic@openwrt.org>
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@39040 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/ramips/patches-3.10/0501-MIPS-increase-GIC_INTR_MAX.patch')
-rw-r--r-- | target/linux/ramips/patches-3.10/0501-MIPS-increase-GIC_INTR_MAX.patch | 26 |
1 files changed, 26 insertions, 0 deletions
diff --git a/target/linux/ramips/patches-3.10/0501-MIPS-increase-GIC_INTR_MAX.patch b/target/linux/ramips/patches-3.10/0501-MIPS-increase-GIC_INTR_MAX.patch new file mode 100644 index 0000000000..beda3d6294 --- /dev/null +++ b/target/linux/ramips/patches-3.10/0501-MIPS-increase-GIC_INTR_MAX.patch @@ -0,0 +1,26 @@ +From e5327a1c6969316370af5cae7cfe6b8163178575 Mon Sep 17 00:00:00 2001 +From: John Crispin <blogic@openwrt.org> +Date: Mon, 2 Dec 2013 16:07:23 +0100 +Subject: [PATCH 500/507] MIPS: increase GIC_INTR_MAX + +Signed-off-by: John Crispin <blogic@openwrt.org> +--- + arch/mips/include/asm/gic.h | 2 +- + 1 file changed, 1 insertion(+), 1 deletion(-) + +diff --git a/arch/mips/include/asm/gic.h b/arch/mips/include/asm/gic.h +index b2e3e93..2902d93 100644 +--- a/arch/mips/include/asm/gic.h ++++ b/arch/mips/include/asm/gic.h +@@ -19,7 +19,7 @@ + #define GIC_TRIG_EDGE 1 + #define GIC_TRIG_LEVEL 0 + +-#define GIC_NUM_INTRS (24 + NR_CPUS * 2) ++#define GIC_NUM_INTRS (56 + NR_CPUS * 2) + + #define MSK(n) ((1 << (n)) - 1) + #define REG32(addr) (*(volatile unsigned int *) (addr)) +-- +1.7.10.4 + |