aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/generic-2.6/patches-2.6.22/012-mips_cpu_tlb.patch
diff options
context:
space:
mode:
authorGabor Juhos <juhosg@openwrt.org>2008-05-18 20:24:13 +0000
committerGabor Juhos <juhosg@openwrt.org>2008-05-18 20:24:13 +0000
commit56fc181f20196a0baa22154fd55bbccc870e709d (patch)
tree4f317d1f4de3bbec467b59bec12303115fe08497 /target/linux/generic-2.6/patches-2.6.22/012-mips_cpu_tlb.patch
parent98e0d6316579fa6ec653208f640baf8411f91a6c (diff)
downloadmaster-187ad058-56fc181f20196a0baa22154fd55bbccc870e709d.tar.gz
master-187ad058-56fc181f20196a0baa22154fd55bbccc870e709d.tar.bz2
master-187ad058-56fc181f20196a0baa22154fd55bbccc870e709d.zip
[kernel] refresh generic 2.6.22 patches
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@11186 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/generic-2.6/patches-2.6.22/012-mips_cpu_tlb.patch')
-rw-r--r--target/linux/generic-2.6/patches-2.6.22/012-mips_cpu_tlb.patch11
1 files changed, 6 insertions, 5 deletions
diff --git a/target/linux/generic-2.6/patches-2.6.22/012-mips_cpu_tlb.patch b/target/linux/generic-2.6/patches-2.6.22/012-mips_cpu_tlb.patch
index 85b31e3348..05519dcd71 100644
--- a/target/linux/generic-2.6/patches-2.6.22/012-mips_cpu_tlb.patch
+++ b/target/linux/generic-2.6/patches-2.6.22/012-mips_cpu_tlb.patch
@@ -1,7 +1,8 @@
-diff -urN linux-2.6.21.1.old/arch/mips/mm/tlbex.c linux-2.6.21.1.dev/arch/mips/mm/tlbex.c
---- linux-2.6.21.1.old/arch/mips/mm/tlbex.c 2007-04-27 23:49:26.000000000 +0200
-+++ linux-2.6.21.1.dev/arch/mips/mm/tlbex.c 2007-05-26 19:50:19.046030304 +0200
-@@ -887,7 +887,6 @@
+Index: linux-2.6.22.19/arch/mips/mm/tlbex.c
+===================================================================
+--- linux-2.6.22.19.orig/arch/mips/mm/tlbex.c
++++ linux-2.6.22.19/arch/mips/mm/tlbex.c
+@@ -887,7 +887,6 @@ static __init void build_tlb_write_entry
case CPU_R10000:
case CPU_R12000:
case CPU_R14000:
@@ -9,7 +10,7 @@ diff -urN linux-2.6.21.1.old/arch/mips/mm/tlbex.c linux-2.6.21.1.dev/arch/mips/m
case CPU_SB1:
case CPU_SB1A:
case CPU_4KSC:
-@@ -915,6 +914,7 @@
+@@ -915,6 +914,7 @@ static __init void build_tlb_write_entry
tlbw(p);
break;