-- Extract memories. -- Copyright (C) 2019 Tristan Gingold -- -- This file is part of GHDL. -- -- This program is free software: you can redistribute it and/or modify -- it under the terms of the GNU General Public License as published by -- the Free Software Foundation, either version 2 of the License, or -- (at your option) any later version. -- -- This program is distributed in the hope that it will be useful, -- but WITHOUT ANY WARRANTY; without even the implied warranty of -- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the -- GNU General Public License for more details. -- -- You should have received a copy of the GNU General Public License -- along with this program. If not, see . with Netlists.Builders; use Netlists.Builders; package Netlists.Memories is -- True iff a RAM can be infered from VAL (the input of an assignment). -- TODO: handle partial write (offset) -- TODO: directly check with assignment target. function Can_Infere_RAM (Val : Net; Prev_Val : Net) return Boolean; -- Pre-transform VAL to a RAM: try to merge Mux2 into the dyn_insert. function Infere_RAM (Ctxt : Context_Acc; Val : Net; Tail : Net; Clk : Net; En : Net) return Net; -- Try to convert dyn_insert/dyn_extract to memory ports. procedure Extract_Memories (Ctxt : Context_Acc; M : Module); -- Count the number of memidx in a memory address. function Count_Memidx (Addr : Net) return Natural; end Netlists.Memories; /delay_mintypmax.ys?id=414dc25a96a724af2f13d680d1aee1da0d10e0a2'>treecommitdiffstats
path: root/tests/verilog/delay_mintypmax.ys
blob: 74359f557f08d61347636752da56f7b358a6af2f (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
generated by cgit v1.2.3 (git 2.25.1) at 2026-01-04 19:21:41 +0000