blob: d46ccae484ae4a779a757e11f080b6a52c25d859 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
|
module test(input clk, input [3:0] bar, output [3:0] foo);
reg [3:0] foo = 0;
reg [3:0] last_bar = 0;
reg [3:0] asdf = 4'b1xxx;
always @*
foo[1:0] <= bar[1:0];
always @(posedge clk)
foo[3:2] <= bar[3:2];
always @(posedge clk)
last_bar <= bar;
always @*
asdf[2:0] <= 3'b111;
assert property (foo == {last_bar[3:2], bar[1:0]});
endmodule
|