1 2 3 4 5 6 7
module TECH_AND18(input [17:0] in, output out); assign out = ∈ endmodule module TECH_AND4(input [3:0] in, output out); assign out = ∈ endmodule