cycloneive « intel « techlibs - iCE40/yosys - clone of https://github.com/YosysHQ/yosys

about summary refs log tree commit diff stats

path: root/techlibs/intel/cycloneive

Mode	Name	Size
-rw-r--r--	arith_map.v	3237	log stats plain
-rw-r--r--	cells_map.v	3437	log stats plain
-rw-r--r--	cells_sim.v	9839	log stats plain

n36'>36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58