passes/sat/example.v


1
2
3
4
5
6
7
8
9
10
11
12

module example(a, y);

input [15:0] a;
output y;

wire gt = a > 12345;
wire lt = a < 12345;
assign y = !gt && !lt;

endmodule