aboutsummaryrefslogtreecommitdiffstats
path: root/tests
Commit message (Expand)AuthorAgeFilesLines
* Add async2syncMiodrag Milanovic2019-10-182-8/+8
* Merge branch 'master' into mmicko/efinixMiodrag Milanović2019-10-1893-59/+1832
|\
| * Merge branch 'master' into mmicko/anlogicMiodrag Milanović2019-10-1873-59/+1403
| |\
| | * Merge branch 'master' into eddie/pr1352Miodrag Milanović2019-10-1843-59/+763
| | |\
| | | * hierarchy - proc reorderMiodrag Milanovic2019-10-1810-17/+21
| | | * Make equivalence work with latest masterMiodrag Milanovic2019-10-173-8/+8
| | | * remove not needed top moduleMiodrag Milanovic2019-10-172-20/+2
| | | * remove not needed top moduleMiodrag Milanovic2019-10-172-17/+2
| | | * split muxes synth per typeMiodrag Milanovic2019-10-172-39/+39
| | | * Test dffs separetelyMiodrag Milanovic2019-10-172-26/+19
| | | * Split latches into separete testsMiodrag Milanovic2019-10-172-42/+27
| | | * Fix formattingMiodrag Milanovic2019-10-171-1/+8
| | | * Clean verilog code from not used define blockMiodrag Milanovic2019-10-172-12/+0
| | | * Removed alu and div_mod test as agreed, ignore generated filesMiodrag Milanovic2019-10-175-70/+1
| | | * Test per flip-flop typeMiodrag Milanovic2019-10-172-47/+37
| | | * Add -assertEddie Hung2019-10-171-1/+1
| | | * Use built-in async2sync call as per #1417Eddie Hung2019-10-171-4/+0
| | | * Update mul test to DSP48E1Eddie Hung2019-10-171-9/+2
| | | * Update area for div_modEddie Hung2019-10-171-6/+6
| | | * Add comment for lack of tristate logic pointing to #1225Eddie Hung2019-10-171-1/+1
| | | * Move $x to end as 7f0eec8Eddie Hung2019-10-171-1/+1
| | | * adffs test update (equiv_opt -multiclock)SergeyDegtyar2019-10-171-5/+6
| | | * Fix div_mod testSergey2019-10-171-1/+1
| | | * Fix div_mod testSergey2019-10-171-1/+1
| | | * Fix div_mod testSergey2019-10-171-1/+1
| | | * Fix div_mod testSergey2019-10-171-1/+1
| | | * Fix div_mod testSergey2019-10-171-1/+1
| | | * Fix div_mod testSergey2019-10-171-1/+1
| | | * Add comment with expected behavior for latches,tribuf tests;Update adffs testSergeyDegtyar2019-10-174-14/+11
| | | * Fix latches.ys testSergeyDegtyar2019-10-171-4/+3
| | | * Remove xilinx_ug901 tests (will be moved to yosys-tests)SergeyDegtyar2019-10-1788-2962/+0
| | | * Add smoke tests to tests/xilinxSergeyDegtyar2019-10-1729-9/+654
| | | * Add comments for unproven cells.SergeyDegtyar2019-10-173-2/+3
| | | * Add tests for Xilinx UG901 examplesSergeyDegtyar2019-10-1788-0/+2961
| | | * Use "(id)" instead of "id" for types as temporary hackClifford Wolf2019-10-1410-0/+125
| | | |\
| | | | * sv: Improve testsDavid Shah2019-10-038-7/+30
| | | | * sv: Add test scripts for typedefsDavid Shah2019-10-034-0/+30
| | | | * sv: Add support for memories of a typedefDavid Shah2019-10-031-0/+10
| | | | * sv: Add support for memory typedefsDavid Shah2019-10-031-0/+10
| | | | * sv: Fix typedefs in packagesDavid Shah2019-10-031-0/+11
| | | | * sv: Fix typedef parametersDavid Shah2019-10-032-3/+22
| | | | * sv: Switch parser to glr, prep for typedefDavid Shah2019-10-031-0/+22
| | | * | Revert "Add test that is expecting to fail"Eddie Hung2019-10-081-20/+0
| | | * | Merge pull request #1432 from YosysHQ/eddie/fix1427Eddie Hung2019-10-082-2/+60
| | | |\ \
| | | | * | Use `sat -tempinduct` and comments for why equiv_opt not sufficientEddie Hung2019-10-031-1/+8
| | | | * | Fix broken CI, check reset even for constants, trim rstmuxEddie Hung2019-10-021-2/+2
| | | | * | Fix testEddie Hung2019-10-021-2/+12
| | | | * | Merge branch 'eddie/fix_sat_init' into eddie/fix1427Eddie Hung2019-10-021-0/+20
| | | | |\ \
| | | | | * | Add test that is expecting to failEddie Hung2019-10-021-0/+20
| | | | * | | Update testEddie Hung2019-10-021-13/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-12 03:46:42 +0000