iCE40/yosys - clone of https://github.com/YosysHQ/yosys

	Commit message (Expand)	Author	Age	Files	Lines
*	verilog: check for module scope identifiers during width detection	Zachary Snow	2021-06-08	1	-0/+11