iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Moved all tests in arch sub directory	Miodrag Milanovic	2019-10-18	24	-556/+0
\|
*	Add async2sync	Miodrag Milanovic	2019-10-18	1	-4/+4
\|
*	hierarchy - proc reorder	Miodrag Milanovic	2019-10-18	6	-13/+15
\|
*	Split mux tests per type	Miodrag Milanovic	2019-10-04	2	-38/+36
\|
*	Split latch check	Miodrag Milanovic	2019-10-04	2	-45/+24
\|
*	split rest od ff's	Miodrag Milanovic	2019-10-04	3	-30/+17
\|
*	Separate check for ff's types	Miodrag Milanovic	2019-10-04	2	-47/+48
\|
*	Cleaned tests	Miodrag Milanovic	2019-10-04	5	-49/+4
\|
*	Remove not needed tests	Miodrag Milanovic	2019-10-04	6	-75/+0
\|
*	run-test.sh Move $x at end of line.	Sergey	2019-10-01	1	-1/+1
\|
*	Add new tests for Efinix architecture.	SergeyDegtyar	2019-09-23	30	-0/+709
	Problems/questions: - fsm.ys. equiv_opt -assert failed because of unproven cells; - latches.ys,tribuf.ys - internal cells present; - memory.ys - sat called with -verify and proof did fail.