aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs
Commit message (Collapse)AuthorAgeFilesLines
* Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-261-0/+8
|\
| * Add undocumented featureEddie Hung2019-08-231-0/+8
| |
* | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-231-1/+1
|\|
| * Forgot oneEddie Hung2019-08-231-1/+2
| |
* | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-233-18/+36
|\|
| * Put abc_* attributes above portEddie Hung2019-08-233-14/+28
| |
* | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-2329-299/+1059
|\|
| * Fix missing newline at end of fileClifford Wolf2019-08-221-1/+1
| | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * Merge pull request #1289 from mmicko/anlogic_fixesClifford Wolf2019-08-225-91/+162
| |\ | | | | | | Anlogic fixes and optimization
| | * Merge remote-tracking branch 'upstream/master' into anlogic_fixesMiodrag Milanovic2019-08-187-165/+37
| | |\
| | * | Proper arith for Anlogic and use standard passMiodrag Milanovic2019-08-125-91/+162
| | | |
| * | | Fix missing newline at end of fileClifford Wolf2019-08-221-1/+1
| | | | | | | | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
| * | | Merge pull request #1281 from mmicko/efinixClifford Wolf2019-08-229-0/+798
| |\ \ \ | | | | | | | | | | Initial support for Efinix Trion series FPGAs
| | * | | Fix formatingMiodrag Milanovic2019-08-111-2/+2
| | | | |
| | * | | one bit enable signalMiodrag Milanovic2019-08-111-1/+1
| | | | |
| | * | | fix mixing signals on FF mappingMiodrag Milanovic2019-08-111-4/+4
| | | | |
| | * | | Replaced custom step with setundefMiodrag Milanovic2019-08-113-91/+1
| | | | |
| | * | | Fixed data widthMiodrag Milanovic2019-08-111-2/+2
| | | | |
| | * | | Adding new pass to fix carry chainMiodrag Milanovic2019-08-113-0/+124
| | | | |
| | * | | cleanupMiodrag Milanovic2019-08-111-4/+7
| | | | |
| | * | | Fix COMiodrag Milanovic2019-08-091-26/+24
| | | | |
| | * | | Merge remote-tracking branch 'upstream/master' into efinixMiodrag Milanovic2019-08-099-267/+303
| | |\ \ \
| | * | | | clock for ram trough gbufMiodrag Milanovic2019-08-041-0/+6
| | | | | |
| | * | | | Added bram supportMiodrag Milanovic2019-08-046-1/+260
| | | | | |
| | * | | | Custom step to add global clock buffersMiodrag Milanovic2019-08-034-1/+129
| | | | | |
| | * | | | Initial EFINIX supportMiodrag Milanovic2019-08-035-0/+370
| | | | | |
| * | | | | Missing newlineEddie Hung2019-08-201-1/+1
| | | | | |
| * | | | | Merge pull request #1209 from YosysHQ/eddie/synth_xilinxEddie Hung2019-08-204-16/+19
| |\ \ \ \ \ | | | | | | | | | | | | | | [WIP] synth xilinx renaming, as per #1184
| | * \ \ \ \ Merge remote-tracking branch 'origin/master' into eddie/synth_xilinxEddie Hung2019-08-2026-343/+629
| | |\ \ \ \ \ | | | | |_|_|/ | | | |/| | |
| | * | | | | Update Makefile tooEddie Hung2019-07-181-2/+2
| | | | | | |
| | * | | | | Work in progress for renaming labels/options in synth_xilinxEddie Hung2019-07-183-14/+17
| | | | | | |
| * | | | | | Merge pull request #1304 from YosysHQ/eddie/abc9_refactorEddie Hung2019-08-203-19/+41
| |\ \ \ \ \ \ | | |_|/ / / / | |/| | | | | Refactor abc9 to use port attributes, not module attributes
| | * | | | | Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithroEddie Hung2019-08-193-6/+6
| | | | | | |
| | * | | | | Update abc_* attr in ecp5 and ice40Eddie Hung2019-08-162-11/+21
| | | | | | |
| | * | | | | Attach abc_scc_break, abc_carry_{in,out} attr to ports not modulesEddie Hung2019-08-161-8/+20
| | | |_|_|/ | | |/| | |
| * | | | | Merge branch 'master' into eddie/pr1266_againwhitequark2019-08-181-15/+5
| |\ \ \ \ \
| | * \ \ \ \ Merge pull request #1250 from bwidawsk/masterEddie Hung2019-08-161-15/+5
| | |\ \ \ \ \ | | | |/ / / / | | |/| | | | techlibs/intel: Clean up Makefile
| | | * | | | techlibs/intel: Clean up MakefileBen Widawsky2019-08-051-15/+5
| | | | |/ / | | | |/| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Use GNU make's foreach iterator and remove nonexistent files. Gmake is already a requirement of the build system. Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
| * | | | | Fix $lut pin ordering inside $__ICE40_CARRY_WRAPPEREddie Hung2019-08-121-1/+1
| | | | | |
| * | | | | Revert "Merge pull request #1280 from ↵Eddie Hung2019-08-126-150/+32
| |/ / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | YosysHQ/revert-1266-eddie/ice40_full_adder" This reverts commit c851dc13108021834533094a8a3236da6d9e0161, reversing changes made to f54bf1631ff37a83733c162e6ebd188c1d5ea18f.
* | | | | move attributes to wiresMarcin Kościelnicki2019-08-136-283/+537
| | | | |
* | | | | minor review fixesMarcin Kościelnicki2019-08-131-1/+1
| | | | |
* | | | | review fixesMarcin Kościelnicki2019-08-131-18/+27
| | | | |
* | | | | Add clock buffer insertion pass, improve iopadmap.Marcin Kościelnicki2019-08-136-71/+220
|/ / / / | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | A few new attributes are defined for use in cell libraries: - iopad_external_pin: marks PAD cell's external-facing pin. Pad insertion will be skipped for ports that are already connected to such a pin. - clkbuf_sink: marks an input pin as a clock pin, requesting clock buffer insertion. - clkbuf_driver: marks an output pin as a clock buffer output pin. Clock buffer insertion will be skipped for nets that are already driven by such a pin. All three are module attributes that should be set to a comma-separeted list of pin names. Clock buffer insertion itself works as follows: 1. All cell ports, starting from bottom up, can be marked as clock sinks (requesting clock buffer insertion) or as clock buffer outputs. 2. If a wire in a given module is driven by a cell port that is a clock buffer output, it is in turn also considered a clock buffer output. 3. If an input port in a non-top module is connected to a clock sink in a contained cell, it is also in turn considered a clock sink. 4. If a wire in a module is driven by a non-clock-buffer cell, and is also connected to a clock sink port in a contained cell, a clock buffer is inserted in this module. 5. For the top module, a clock buffer is also inserted on input ports connected to clock sinks, optionally with a special kind of input PAD (such as IBUFG for Xilinx). 6. Clock buffer insertion on a given wire is skipped if the clkbuf_inhibit attribute is set on it.
* | | | Revert "Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER"David Shah2019-08-106-32/+150
| | | |
* | | | Merge pull request #1258 from YosysHQ/eddie/cleanupClifford Wolf2019-08-105-20/+14
|\ \ \ \ | | | | | | | | | | Cleanup a few barnacles across codebase
| * | | | substr() -> compare()Eddie Hung2019-08-071-3/+3
| | | | |
| * | | | RTLIL::S{0,1} -> State::S{0,1}Eddie Hung2019-08-071-1/+1
| | | | |
| * | | | Merge remote-tracking branch 'origin/master' into eddie/cleanupEddie Hung2019-08-072-117/+252
| |\ \ \ \
| * | | | | stoi -> atoiEddie Hung2019-08-073-3/+3
| | | | | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-02 01:08:12 +0000