| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Re-add DSP_A_MINWIDTH, remove unnec. opt_expr -fine from synth_ice40 | Eddie Hung | 2019-09-20 | 1 | -1/+1 |
| * | Tidy up, fix undriven | Eddie Hung | 2019-09-19 | 1 | -32/+34 |
| * | $__ABC_REG to have WIDTH parameter | Eddie Hung | 2019-09-19 | 2 | -17/+18 |
| * | Fix DSP48E1 timing by breaking P path if MREG or PREG | Eddie Hung | 2019-09-19 | 4 | -349/+363 |
| * | Revert "Different approach to timing" | Eddie Hung | 2019-09-19 | 4 | -195/+405 |
| * | Different approach to timing | Eddie Hung | 2019-09-19 | 4 | -405/+195 |
| * | Suppress $anyseq warnings | Eddie Hung | 2019-09-19 | 1 | -15/+32 |
| * | Use (* techmap_autopurge *) to suppress techmap warnings | Eddie Hung | 2019-09-19 | 2 | -94/+99 |
| * | D is 25 bits not 24 bits wide | Eddie Hung | 2019-09-19 | 1 | -1/+1 |
| * | Merge remote-tracking branch 'origin/clifford/fix1381' into xc7dsp | Eddie Hung | 2019-09-19 | 8 | -90/+502 |
| |\ | |||||
| | * | Use extractinv for synth_xilinx -ise | Marcin Kościelnicki | 2019-09-19 | 8 | -90/+502 |
| * | | synth_xilinx to infer DSPs for Y_WIDTH >= 9 and [AB]_WIDTH >= 2 | Eddie Hung | 2019-09-19 | 1 | -1/+4 |
| * | | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-09-18 | 7 | -941/+19252 |
| |\| | |||||
| | * | xilinx: Make blackbox library family-dependent. | Marcin Kościelnicki | 2019-09-15 | 7 | -1024/+19252 |
| * | | Fix copy-paste | Eddie Hung | 2019-09-18 | 1 | -2/+2 |
| * | | Mis-spell | Eddie Hung | 2019-09-18 | 1 | -10/+25 |
| * | | Add pattern detection support for DSP48E1 model, check against vendor | Eddie Hung | 2019-09-18 | 3 | -8/+102 |
| * | | Add `undef DSP48E1_INST | Eddie Hung | 2019-09-13 | 1 | -4/+5 |
| * | | Fix D -> P{,COUT} delay | Eddie Hung | 2019-09-13 | 1 | -43/+43 |
| * | | Add no MULT no DPORT config | Eddie Hung | 2019-09-13 | 4 | -226/+471 |
| * | | Add support for MULT and DPORT | Eddie Hung | 2019-09-13 | 4 | -10/+588 |
| * | | Refine diagram | Eddie Hung | 2019-09-13 | 1 | -12/+14 |
| * | | Add an ASCII drawing | Eddie Hung | 2019-09-12 | 1 | -3/+22 |
| * | | Finish explanation | Eddie Hung | 2019-09-12 | 2 | -5/+20 |
| * | | Rename to techmap_guard | Eddie Hung | 2019-09-12 | 1 | -2/+3 |
| * | | Initial DSP48E1 box support | Eddie Hung | 2019-09-12 | 4 | -0/+867 |
| * | | Set more ports explicitly | Eddie Hung | 2019-09-12 | 1 | -1/+2 |
| * | | Missing space | Eddie Hung | 2019-09-11 | 1 | -0/+1 |
| * | | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-09-11 | 5 | -53/+219 |
| |\| | |||||
| | * | synth_xilinx: Support init values on Spartan 6 flip-flops properly. | Marcin Kościelnicki | 2019-09-07 | 5 | -53/+219 |
| * | | Move "(skip if -nodsp)" message to label | Eddie Hung | 2019-09-10 | 1 | -4/+4 |
| * | | Really get rid of 'opt_expr -fine' by being explicit | Eddie Hung | 2019-09-10 | 1 | -3/+0 |
| * | | Remove wreduce call | Eddie Hung | 2019-09-10 | 1 | -1/+0 |
| * | | Add comment for why opt_expr is necessary | Eddie Hung | 2019-09-10 | 1 | -0/+2 |
| * | | Revert "Remove "opt_expr -fine" call" | Eddie Hung | 2019-09-10 | 1 | -0/+1 |
| * | | Rename label to map_dsp | Eddie Hung | 2019-09-10 | 1 | -1/+1 |
| * | | Remove "opt_expr -fine" call | Eddie Hung | 2019-09-10 | 1 | -1/+0 |
| * | | Set USE_MULT and USE_SIMD | Eddie Hung | 2019-09-09 | 1 | -1/+3 |
| * | | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-09-05 | 9 | -55/+301 |
| |\| | |||||
| | * | Resolve TODO with pin assignments for SRL* | Eddie Hung | 2019-09-04 | 1 | -4/+2 |
| | * | Add comments | Eddie Hung | 2019-09-02 | 1 | -1/+9 |
| | * | Remove trailing space | Eddie Hung | 2019-08-30 | 1 | -2/+2 |
| | * | Merge branch 'eddie/xilinx_srl' into xaig_arrival | Eddie Hung | 2019-08-28 | 1 | -15/+22 |
| | |\ | |||||
| | * \ | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-08-28 | 7 | -195/+653 |
| | |\ \ | |||||
| | * | | | Put attributes above port | Eddie Hung | 2019-08-23 | 2 | -27/+62 |
| | * | | | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-08-23 | 1 | -5/+10 |
| | |\ \ \ | |||||
| | * | | | | Use semicolon | Eddie Hung | 2019-08-21 | 1 | -1/+1 |
| | * | | | | techmap before read | Eddie Hung | 2019-08-21 | 1 | -1/+1 |
| | * | | | | Add abc_arrival to SRL* | Eddie Hung | 2019-08-21 | 1 | -3/+5 |
| | * | | | | Oops | Eddie Hung | 2019-08-20 | 1 | -1/+1 |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |