| Commit message (Expand) | Author | Age | Files | Lines |
* | Revert "Fix techmapping muxes some more" | Eddie Hung | 2019-06-24 | 1 | -4/+4 |
* | Move comment | Eddie Hung | 2019-06-24 | 1 | -3/+3 |
* | Fix techmapping muxes some more | Eddie Hung | 2019-06-24 | 1 | -4/+4 |
* | Fix mux techmapping | Eddie Hung | 2019-06-24 | 1 | -19/+20 |
* | Modify costs for muxcover | Eddie Hung | 2019-06-24 | 1 | -1/+15 |
* | Change synth_xilinx's -nomux to -minmuxf <int> | Eddie Hung | 2019-06-24 | 3 | -54/+82 |
* | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-22 | 2 | -48/+15 |
|\ |
|
| * | Add comment to xc7 box | Eddie Hung | 2019-06-22 | 1 | -0/+3 |
| * | Carry in/out box ordering now move to end, not swap with end | Eddie Hung | 2019-06-22 | 1 | -12/+12 |
| * | Remove DFF and RAMD box info for now | Eddie Hung | 2019-06-21 | 2 | -36/+0 |
| * | Call opt_expr -mux_undef to get rid of 1'bx in muxes prior to abc | Eddie Hung | 2019-06-20 | 1 | -0/+1 |
* | | Remove $_MUX4_ techmap rule | Eddie Hung | 2019-06-21 | 1 | -11/+0 |
* | | Fix wreduce call (!!!), tweak muxcover costs | Eddie Hung | 2019-06-21 | 1 | -5/+6 |
* | | Constrain wreduce only if wide mux | Eddie Hung | 2019-06-21 | 1 | -1/+4 |
* | | Simplify and comment out mux_map.v | Eddie Hung | 2019-06-21 | 1 | -6/+11 |
* | | synth_xilinx to now wreduce except $mux, remove extra peepopt | Eddie Hung | 2019-06-21 | 1 | -8/+1 |
* | | mux_map to no longer copy last value into 1'bx | Eddie Hung | 2019-06-21 | 1 | -19/+2 |
* | | Fix spacing | Eddie Hung | 2019-06-21 | 1 | -3/+3 |
* | | Fix spacing again, A_forward -> A_backward | Eddie Hung | 2019-06-21 | 1 | -38/+40 |
* | | Restore wreduce to synth_xilinx, after muxcover | Eddie Hung | 2019-06-21 | 1 | -0/+1 |
* | | Revert B_SIGNED optimisation, since only works for Y_WIDTH==1 | Eddie Hung | 2019-06-21 | 1 | -4/+3 |
* | | Fix spacing | Eddie Hung | 2019-06-21 | 1 | -15/+15 |
* | | synth_xilinx to use _ABC macro, and perform muxpack again | Eddie Hung | 2019-06-21 | 1 | -5/+5 |
* | | Add $__XILINX_MUXF78 to preserve entire box | Eddie Hung | 2019-06-21 | 3 | -7/+28 |
* | | Fix alignment | Eddie Hung | 2019-06-21 | 1 | -1/+1 |
* | | Add FIXME about need for -mux4 | Eddie Hung | 2019-06-21 | 1 | -0/+2 |
* | | Since muxcover uses MUX4s, blast them back to gates here | Eddie Hung | 2019-06-21 | 1 | -0/+7 |
* | | Expand synth -coarse without wreduce, move muxcover | Eddie Hung | 2019-06-21 | 1 | -12/+24 |
* | | Call opt_expr -mux_undef to get rid of 1'bx in muxes prior to abc | Eddie Hung | 2019-06-20 | 1 | -0/+1 |
* | | mux_map to drop sign bit, and eliminate 'bx-es | Eddie Hung | 2019-06-20 | 1 | -13/+47 |
* | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-18 | 1 | -29/+27 |
|\| |
|
| * | Really permute Xilinx LUT mappings as default LUT6.I5:A6 | Eddie Hung | 2019-06-18 | 1 | -16/+16 |
| * | Revert "Fix (do not) permute LUT inputs, but permute mux selects" | Eddie Hung | 2019-06-18 | 1 | -33/+31 |
* | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-18 | 1 | -31/+33 |
|\| |
|
| * | Fix (do not) permute LUT inputs, but permute mux selects | Eddie Hung | 2019-06-18 | 1 | -31/+33 |
* | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-17 | 1 | -9/+8 |
|\| |
|
| * | Fix copy-pasta issue | Eddie Hung | 2019-06-17 | 1 | -9/+8 |
* | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-17 | 2 | -33/+59 |
|\| |
|
| * | Permute INIT for +/xilinx/lut_map.v | Eddie Hung | 2019-06-17 | 1 | -32/+58 |
| * | Simplify comment | Eddie Hung | 2019-06-17 | 1 | -1/+1 |
* | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-17 | 1 | -5/+5 |
|\| |
|
| * | Update LUT7/8 delays to take account for [ABC]OUTMUX delay | Eddie Hung | 2019-06-17 | 1 | -5/+5 |
| * | Try -W 300 | Eddie Hung | 2019-06-17 | 1 | -1/+2 |
* | | Try -W 300 | Eddie Hung | 2019-06-16 | 1 | -1/+2 |
* | | Merge remote-tracking branch 'origin/xaig' into xc7mux | Eddie Hung | 2019-06-15 | 1 | -2/+2 |
|\| |
|
| * | Fix upper XC7 LUT[78] delays to use I[01] -> O delay not S -> O | Eddie Hung | 2019-06-15 | 1 | -2/+2 |
* | | Revert "Remove wide mux inference" | Eddie Hung | 2019-06-14 | 4 | -3/+194 |
|/ |
|
* | As per @daveshah1 remove async DFF timing from xilinx | Eddie Hung | 2019-06-14 | 1 | -2/+2 |
* | Add XC7_WIRE_DELAY macro to synth_xilinx.cc | Eddie Hung | 2019-06-14 | 1 | -1/+3 |
* | Update delays based on SymbiFlow/prjxray-db | Eddie Hung | 2019-06-14 | 1 | -12/+13 |