| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Big rework; flop info now mostly in cells_sim.v | Eddie Hung | 2019-09-28 | 1 | -89/+1 |
| * | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-09-27 | 1 | -59/+2 |
| |\ | |||||
| | * | xilinx to use abc_map.v with -max_iter 1 | Eddie Hung | 2019-08-20 | 1 | -58/+2 |
| * | | Revert "Remove sequential extension" | Eddie Hung | 2019-08-20 | 1 | -0/+89 |
| |/ | |||||
| * | Remove sequential extension | Eddie Hung | 2019-08-20 | 1 | -89/+0 |
| * | Wrap SRL{16,32} too | Eddie Hung | 2019-08-20 | 1 | -6/+26 |
| * | Wrap LUTRAMs in order to capture comb/seq behaviour | Eddie Hung | 2019-08-20 | 1 | -0/+44 |
| * | Remove mapping rules | Eddie Hung | 2019-08-20 | 1 | -33/+0 |
| * | Use abc_{map,unmap,model}.v | Eddie Hung | 2019-08-20 | 1 | -0/+148 |
 |
index : iCE40/yosys | |
| clone of https://github.com/YosysHQ/yosys |
| aboutsummaryrefslogtreecommitdiffstats |