| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Fixed clock related parameter names for $memrd and $memwr in techlibs/simlib.v | Clifford Wolf | 2013-04-07 | 1 | -4/+4 |
| * | Tiny bugfix in simlib.v | Clifford Wolf | 2013-03-26 | 1 | -1/+0 |
| * | More support code for $sr cells | Clifford Wolf | 2013-03-14 | 1 | -0/+21 |
| * | initial import | Clifford Wolf | 2013-01-05 | 1 | -0/+892 |
 |
index : iCE40/yosys | |
| clone of https://github.com/YosysHQ/yosys |
| aboutsummaryrefslogtreecommitdiffstats |