aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel_alm/common/dff_sim.v
Commit message (Expand)AuthorAgeFilesLines
* intel_alm: preliminary Arria V supportLofty2021-11-251-0/+15
* intel_alm: Add global buffer insertiongatecat2021-05-151-1/+3
* intel_alm: add additional ABC9 timingsDan Ravensloft2020-07-231-27/+28
* Improve MISTRAL_FF specify rulesDan Ravensloft2020-07-041-5/+4
* intel_alm: compose $__MISTRAL_FF_SYNCONLY from MISTRAL_FFEddie Hung2020-07-041-1/+1
* intel_alm: ABC9 sequential optimisationsDan Ravensloft2020-07-041-10/+32
* intel_alm: Documentation improvementsDan Ravensloft2020-04-211-0/+44
* synth_intel_alm: alternative synthesis for Intel FPGAsDan Ravensloft2020-04-151-0/+48