aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/intel/a10gx/cells_sim.v
Commit message (Collapse)AuthorAgeFilesLines
* synth_intel: a10gx -> arria10gxDan Ravensloft2019-12-101-59/+0
|
* Clean whitespace and permissions in techlibs/intelLarry Doolittle2017-10-051-1/+1
|
* Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ↵dh732017-10-011-0/+59
M9K); M9K is not finished yet. Achronix Speedster also in this commit. Both Arria10 and Speedster-i are still experimental due complexity, but you can experiment around those devices right now